URL https://opencores.org/ocsvn/fade_ether_protocol/fade_ether_protocol/trunk

Subversion Repositories fade_ether_protocol

[/] [fade_ether_protocol/] [trunk/] [stable_jumbo_frames_version/] [fpga/] [src/] [kc705/] [ack_fifo/] [ack_fifo.xci] - Blame information for rev 42

Details | Compare with Previous | View Log




  xilinx.com
  xci
  unknown
  1.0
  
    
      ack_fifo
      
      
        100000000
        100000000
        100000000
        100000000
        100000000
        0
        0
        0
        0
        0
        0
        0
        8
        1
        1
        1
        1
        4
        0
        32
        1
        1
        1
        64
        1
        8
        1
        1
        1
        1
        0
        0
        9
        BlankString
        64
        1
        32
        64
        1
        64
        2
        0
        64
        0
        1
        0
        0
        0
        0
        0
        0
        0
        0
        kintex7
        1
        0
        0
        1
        0
        0
        0
        0
        1
        0
        1
        0
        0
        0
        0
        1
        0
        1
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        1
        0
        0
        0
        0
        0
        0
        0
        2
        1
        1
        1
        1
        1
        1
        0
        0
        1
        BlankString
        1
        0
        0
        0
        0
        1
        512x72
        1kx18
        512x36
        1kx36
        512x36
        1kx36
        512x36
        4
        1022
        1022
        1022
        1022
        1022
        1022
        5
        0
        0
        0
        0
        0
        0
        0
        511
        1023
        1023
        1023
        1023
        1023
        1023
        510
        0
        0
        0
        0
        0
        0
        0
        0
        0
        9
        512
        1
        9
        0
        0
        0
        0
        0
        0
        0
        2
        0
        0
        0
        0
        1
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        9
        512
        1024
        16
        1024
        16
        1024
        16
        1
        9
        10
        4
        10
        4
        10
        4
        1
        32
        0
        0
        false
        false
        false
        0
        0
        Slave_Interface_Clock_Enable
        Common_Clock
        ack_fifo
        64
        false
        9
        false
        false
        0
        4
        1022
        1022
        1022
        1022
        1022
        1022
        5
        false
        false
        false
        false
        false
        false
        false
        false
        false
        Hard_ECC
        false
        false
        false
        false
        false
        false
        true
        false
        false
        true
        Data_FIFO
        Data_FIFO
        Data_FIFO
        Data_FIFO
        Data_FIFO
        Data_FIFO
        Common_Clock_Block_RAM
        Common_Clock_Block_RAM
        Common_Clock_Block_RAM
        Common_Clock_Block_RAM
        Common_Clock_Block_RAM
        Common_Clock_Block_RAM
        Independent_Clocks_Block_RAM
        1
        511
        1023
        1023
        1023
        1023
        1023
        1023
        510
        false
        false
        false
        0
        Native
        false
        false
        false
        false
        false
        false
        false
        false
        false
        false
        false
        false
        false
        false
        64
        512
        1024
        16
        1024
        16
        1024
        16
        false
        64
        512
        Embedded_Reg
        false
        false
        Active_High
        Active_High
        AXI4
        First_Word_Fall_Through
        No_Programmable_Empty_Threshold
        No_Programmable_Empty_Threshold
        No_Programmable_Empty_Threshold
        No_Programmable_Empty_Threshold
        No_Programmable_Empty_Threshold
        No_Programmable_Empty_Threshold
        No_Programmable_Empty_Threshold
        No_Programmable_Full_Threshold
        No_Programmable_Full_Threshold
        No_Programmable_Full_Threshold
        No_Programmable_Full_Threshold
        No_Programmable_Full_Threshold
        No_Programmable_Full_Threshold
        No_Programmable_Full_Threshold
        READ_WRITE
        0
        1
        false
        9
        Fully_Registered
        Fully_Registered
        Fully_Registered
        Fully_Registered
        Fully_Registered
        Fully_Registered
        true
        Asynchronous_Reset
        false
        1
        0
        0
        1
        1
        4
        false
        false
        Active_High
        Active_High
        true
        false
        false
        false
        false
        Active_High
        0
        false
        Active_High
        1
        false
        9
        false
        FIFO
        false
        false
        false
        false
        FIFO
        FIFO
        2
        2
        false
        FIFO
        FIFO
        FIFO
        kintex7
        xilinx.com:kc705:part0:0.9
        xc7k325t
        ffg900
        VHDL
        
        MIXED
        -2
        
        TRUE
        TRUE
        IP_Flow
        3
        TRUE
        .
        
        .
        2016.4
        OUT_OF_CONTEXT
      
    
  


Line No.	Rev	Author	Line
1	15	wzab
2
3			`xilinx.com`
4			`xci`
5			`unknown`
6			`1.0`
7
8
9			`ack_fifo`
10	42	wzab
11	15	wzab
12	42	wzab	`100000000`
13			`100000000`
14			`100000000`
15			`100000000`
16			`100000000`
17			`0`
18			`0`
19			`0`
20			`0`
21			`0`
22			`0`
23			`0`
24			`8`
25			`1`
26			`1`
27			`1`
28			`1`
29			`4`
30			`0`
31			`32`
32			`1`
33			`1`
34			`1`
35			`64`
36			`1`
37			`8`
38			`1`
39			`1`
40			`1`
41			`1`
42	15	wzab	`0`
43			`0`
44			`9`
45			`BlankString`
46			`64`
47	42	wzab	`1`
48			`32`
49			`64`
50			`1`
51			`64`
52			`2`
53	15	wzab	`0`
54			`64`
55			`0`
56	42	wzab	`1`
57			`0`
58			`0`
59			`0`
60			`0`
61			`0`
62			`0`
63			`0`
64			`0`
65	15	wzab	`kintex7`
66			`1`
67			`0`
68			`0`
69	42	wzab	`1`
70			`0`
71			`0`
72			`0`
73			`0`
74			`1`
75			`0`
76			`1`
77			`0`
78			`0`
79			`0`
80			`0`
81			`1`
82			`0`
83			`1`
84			`0`
85	15	wzab	`0`
86			`0`
87	42	wzab	`0`
88			`0`
89			`0`
90			`0`
91			`0`
92			`0`
93	15	wzab	`0`
94	42	wzab	`0`
95	15	wzab	`0`
96			`0`
97	42	wzab	`0`
98			`0`
99			`0`
100			`0`
101			`0`
102			`0`
103	15	wzab	`0`
104			`0`
105			`1`
106	42	wzab	`0`
107	15	wzab	`0`
108			`0`
109			`0`
110			`0`
111			`0`
112			`0`
113			`2`
114	42	wzab	`1`
115			`1`
116			`1`
117			`1`
118			`1`
119			`1`
120	15	wzab	`0`
121	42	wzab	`0`
122	15	wzab	`1`
123			`BlankString`
124	42	wzab	`1`
125	15	wzab	`0`
126			`0`
127	42	wzab	`0`
128	15	wzab	`0`
129			`1`
130			`512x72`
131	42	wzab	`1kx18`
132			`512x36`
133			`1kx36`
134			`512x36`
135			`1kx36`
136			`512x36`
137	15	wzab	`4`
138	42	wzab	`1022`
139			`1022`
140			`1022`
141			`1022`
142			`1022`
143			`1022`
144	15	wzab	`5`
145			`0`
146	42	wzab	`0`
147			`0`
148			`0`
149			`0`
150			`0`
151			`0`
152	15	wzab	`511`
153	42	wzab	`1023`
154			`1023`
155			`1023`
156			`1023`
157			`1023`
158			`1023`
159	15	wzab	`510`
160			`0`
161	42	wzab	`0`
162			`0`
163			`0`
164			`0`
165			`0`
166			`0`
167			`0`
168			`0`
169	15	wzab	`9`
170			`512`
171			`1`
172			`9`
173	42	wzab	`0`
174			`0`
175			`0`
176			`0`
177			`0`
178			`0`
179			`0`
180			`2`
181	15	wzab	`0`
182	42	wzab	`0`
183			`0`
184			`0`
185	15	wzab	`1`
186			`0`
187	42	wzab	`0`
188			`0`
189			`0`
190			`0`
191			`0`
192			`0`
193	15	wzab	`0`
194			`0`
195			`0`
196	42	wzab	`0`
197	15	wzab	`0`
198	42	wzab	`0`
199			`0`
200			`0`
201	15	wzab	`0`
202			`9`
203			`512`
204	42	wzab	`1024`
205			`16`
206			`1024`
207	15	wzab	`16`
208			`1024`
209			`16`
210	42	wzab	`1`
211			`9`
212			`10`
213			`4`
214			`10`
215	15	wzab	`4`
216			`10`
217			`4`
218	42	wzab	`1`
219			`32`
220			`0`
221			`0`
222			`false`
223			`false`
224			`false`
225			`0`
226			`0`
227			`Slave_Interface_Clock_Enable`
228			`Common_Clock`
229			`ack_fifo`
230			`64`
231			`false`
232			`9`
233			`false`
234			`false`
235			`0`
236			`4`
237			`1022`
238			`1022`
239			`1022`
240			`1022`
241			`1022`
242			`1022`
243			`5`
244			`false`
245			`false`
246			`false`
247			`false`
248			`false`
249			`false`
250			`false`
251			`false`
252			`false`
253			`Hard_ECC`
254			`false`
255			`false`
256			`false`
257			`false`
258			`false`
259			`false`
260			`true`
261			`false`
262			`false`
263			`true`
264			`Data_FIFO`
265			`Data_FIFO`
266			`Data_FIFO`
267			`Data_FIFO`
268			`Data_FIFO`
269			`Data_FIFO`
270			`Common_Clock_Block_RAM`
271			`Common_Clock_Block_RAM`
272			`Common_Clock_Block_RAM`
273			`Common_Clock_Block_RAM`
274			`Common_Clock_Block_RAM`
275			`Common_Clock_Block_RAM`
276			`Independent_Clocks_Block_RAM`
277			`1`
278			`511`
279			`1023`
280			`1023`
281			`1023`
282			`1023`
283			`1023`
284			`1023`
285			`510`
286			`false`
287			`false`
288			`false`
289			`0`
290			`Native`
291			`false`
292			`false`
293			`false`
294			`false`
295			`false`
296			`false`
297			`false`
298			`false`
299			`false`
300			`false`
301			`false`
302			`false`
303			`false`
304			`false`
305			`64`
306			`512`
307			`1024`
308			`16`
309			`1024`
310			`16`
311			`1024`
312			`16`
313			`false`
314			`64`
315			`512`
316			`Embedded_Reg`
317			`false`
318			`false`
319			`Active_High`
320			`Active_High`
321			`AXI4`
322			`First_Word_Fall_Through`
323			`No_Programmable_Empty_Threshold`
324			`No_Programmable_Empty_Threshold`
325			`No_Programmable_Empty_Threshold`
326			`No_Programmable_Empty_Threshold`
327			`No_Programmable_Empty_Threshold`
328			`No_Programmable_Empty_Threshold`
329			`No_Programmable_Empty_Threshold`
330			`No_Programmable_Full_Threshold`
331			`No_Programmable_Full_Threshold`
332			`No_Programmable_Full_Threshold`
333			`No_Programmable_Full_Threshold`
334			`No_Programmable_Full_Threshold`
335			`No_Programmable_Full_Threshold`
336			`No_Programmable_Full_Threshold`
337			`READ_WRITE`
338			`0`
339			`1`
340			`false`
341			`9`
342			`Fully_Registered`
343			`Fully_Registered`
344			`Fully_Registered`
345			`Fully_Registered`
346			`Fully_Registered`
347			`Fully_Registered`
348			`true`
349			`Asynchronous_Reset`
350			`false`
351			`1`
352			`0`
353			`0`
354			`1`
355			`1`
356			`4`
357			`false`
358			`false`
359			`Active_High`
360			`Active_High`
361			`true`
362			`false`
363			`false`
364			`false`
365			`false`
366			`Active_High`
367			`0`
368			`false`
369			`Active_High`
370			`1`
371			`false`
372			`9`
373			`false`
374			`FIFO`
375			`false`
376			`false`
377			`false`
378			`false`
379			`FIFO`
380			`FIFO`
381			`2`
382			`2`
383			`false`
384			`FIFO`
385			`FIFO`
386			`FIFO`
387	15	wzab	`kintex7`
388	42	wzab	`xilinx.com:kc705:part0:0.9`
389	15	wzab	`xc7k325t`
390			`ffg900`
391	42	wzab	`VHDL`
392	18	wzab
393	15	wzab	`MIXED`
394	42	wzab	`-2`
395
396	15	wzab	`TRUE`
397			`TRUE`
398	42	wzab	`IP_Flow`
399			`3`
400	15	wzab	`TRUE`
401	42	wzab	`.`
402	18	wzab
403	15	wzab	`.`
404	42	wzab	`2016.4`
405			`OUT_OF_CONTEXT`
406	15	wzab
407
408
409

Browse

Tools

Subversion Repositories fade_ether_protocol

[/] [fade_ether_protocol/] [trunk/] [stable_jumbo_frames_version/] [fpga/] [src/] [kc705/] [ack_fifo/] [ack_fifo.xci] - Blame information for rev 42