OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-target/] [Codasip-simulator/] [device/] [rv32i/] [Makefile.include] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mballance
# TBD
2
 
3
TARGET_SIM ?= codix_berkelium-ia-isimulator
4
ifeq ($(shell command -v $(TARGET_SIM) 2> /dev/null),)
5
    $(error Target simulator executable '$(TARGET_SIM)` not found)
6
endif
7
 
8
RUN_TARGET=\
9
    $(TARGET_SIM) -r --info 5 \
10
    $(work_dir_isa)/$< 2> $(work_dir_isa)/$@ 1>$(work_dir_isa)/$(*)_signature.output
11
#        +signature=$(work_dir_isa)/$(*)_signature.output \
12
#        $(work_dir_isa)/$< 2> $(work_dir_isa)/$@
13
 
14
RISCV_PREFIX   ?= codix_berkelium-ia-
15
RISCV_GCC      ?= $(RISCV_PREFIX)gcc
16
RISCV_GCC_OPTS ?= -nostdlib -nodefaultlibs
17
 
18
COMPILE_TARGET=\
19
        $$(RISCV_GCC) $(2) $$(RISCV_GCC_OPTS) \
20
                -I$(ROOTDIR)/riscv-test-env/ \
21
                -I$(ROOTDIR)/riscv-test-env/p/ \
22
                -I$(ROOTDIR)/riscv-target/$(RISCV_TARGET)/ \
23
                $$< -o $(work_dir_isa)/$$@

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.