OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-target/] [riscvOVPsim/] [device/] [rv32uf/] [Makefile.include] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mballance
ifeq ($(OS),Windows_NT)
2
    ARCH := Windows64
3
else
4
    ARCH := Linux64
5
endif
6
 
7
TARGET_SIM ?= $(ROOTDIR)/riscv-ovpsim/bin/$(ARCH)/riscvOVPsim.exe
8
ifeq ($(shell command -v $(TARGET_SIM) 2> /dev/null),)
9
    $(error Target simulator executable '$(TARGET_SIM)` not found)
10
endif
11
 
12
RUN_TARGET=\
13
    $(TARGET_SIM) \
14
        --variant RV32G --program $(work_dir_isa)/$< \
15
        --signaturedump --customcontrol \
16
        --override riscvOVPsim/cpu/sigdump/SignatureFile=$(work_dir_isa)/$(*)_signature.output \
17
        --override riscvOVPsim/cpu/sigdump/ResultReg=3 \
18
        --override riscvOVPsim/cpu/simulateexceptions=T \
19
        --override riscvOVPsim/cpu/defaultsemihost=F \
20
        --logfile $(work_dir_isa)/$@ \
21
        --override riscvOVPsim/cpu/user_version=2.3 \
22
        --override riscvOVPsim/cpu/priv_version=1.11 \
23
 
24
RISCV_PREFIX   ?= riscv32-unknown-elf-
25
RISCV_GCC      ?= $(RISCV_PREFIX)gcc
26
RISCV_OBJDUMP  ?= $(RISCV_PREFIX)objdump
27
RISCV_GCC_OPTS ?= -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles
28
 
29
COMPILE_TARGET=\
30
        $$(RISCV_GCC) $(2) $$(RISCV_GCC_OPTS) \
31
                -I$(ROOTDIR)/riscv-test-env/ \
32
                -I$(ROOTDIR)/riscv-test-env/p/ \
33
                -I$(ROOTDIR)/riscv-target/$(RISCV_TARGET)/ \
34
                -T$(ROOTDIR)/riscv-test-env/p/link.ld $$< \
35
                -o $(work_dir_isa)/$$@; \
36
        $$(RISCV_OBJDUMP) -D $(work_dir_isa)/$$@ > $(work_dir_isa)/$$@.objdump

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.