OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-target/] [spike/] [device/] [rv32si/] [Makefile.include] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mballance
TARGET_SIM ?= spike
2
ifeq ($(shell command -v $(TARGET_SIM) 2> /dev/null),)
3
    $(error Target simulator executable '$(TARGET_SIM)` not found)
4
endif
5
 
6
RUN_TARGET=\
7
    $(TARGET_SIM) --isa=rv32i \
8
        +signature=$(work_dir_isa)/$(*)_signature.output \
9
        $(work_dir_isa)/$< 2> $(work_dir_isa)/$@
10
 
11
RISCV_PREFIX   ?= riscv32-unknown-elf-
12
RISCV_GCC      ?= $(RISCV_PREFIX)gcc
13
RISCV_OBJDUMP  ?= $(RISCV_PREFIX)objdump
14
RISCV_GCC_OPTS ?= -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles
15
 
16
COMPILE_TARGET=\
17
        $$(RISCV_GCC) $(2) $$(RISCV_GCC_OPTS) \
18
                -I$(ROOTDIR)/riscv-test-env/ \
19
                -I$(ROOTDIR)/riscv-test-env/p/ \
20
                -I$(ROOTDIR)/riscv-target/$(RISCV_TARGET)/ \
21
                -T$(ROOTDIR)/riscv-test-env/p/link.ld $$< \
22
                -o $(work_dir_isa)/$$@; \
23
        $$(RISCV_OBJDUMP) -D $(work_dir_isa)/$$@ > $(work_dir_isa)/$$@.objdump

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.