Subversion Repositories fwrisc

# RISC-V Compliance Test I-FENCE.I-01

#

# Copyright (c) 2017, Codasip Ltd.

# Copyright (c) 2018, Imperas Software Ltd. Additions

# All rights reserved.

#

# Redistribution and use in source and binary forms, with or without

# modification, are permitted provided that the following conditions are met:

#      * Redistributions of source code must retain the above copyright

#        notice, this list of conditions and the following disclaimer.

#      * Redistributions in binary form must reproduce the above copyright

#        notice, this list of conditions and the following disclaimer in the

#        documentation and/or other materials provided with the distribution.

#      * Neither the name of the Codasip Ltd., Imperas Software Ltd. nor the

#        names of its contributors may be used to endorse or promote products

#        derived from this software without specific prior written permission.

#

# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS

# IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,

# THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR

# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL Codasip Ltd., Imperas Software Ltd.

# BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL

# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;

# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND

# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT

# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF

# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#

# Specification: RV32I Base Integer Instruction Set, Version 2.0

# Description: Testing instruction FENCE.I.

#include "compliance_test.h"

#include "compliance_io.h"

#include "test_macros.h"

# Test Virtual Machine (TVM) used by program.

RV_COMPLIANCE_RV32M

# Test code region

RV_COMPLIANCE_CODE_BEGIN

    RVTEST_IO_INIT

    RVTEST_IO_ASSERT_GPR_EQ(x0, 0x00000000)

    RVTEST_IO_WRITE_STR("# Test Begin Reserved regs ra(x1) a0(x10) t0(x5)\n")

    # ---------------------------------------------------------------------------------------------

    RVTEST_IO_WRITE_STR("# Test part A - test fence\n");

    # Addresses for test data and results

    la      x16, test_A_data

    la      x17, test_A_res

    # Register initialization

    li      x3, 0

    # Load testdata

    lw      x1, 0(x16)

    lw      x2, 4(x16)

    # Test

    la      x20, instr_A_src

    la      x21, instr_A_dst

    lw      x15, 0(x20)

    sw      x15, 0(x21)

    fence.i

instr_A_dst:

    lui     x2, 0

    # Store results

    sw      x1, 0(x17)

    sw      x2, 4(x17)

    sw      x3, 8(x17)

    sw      x15, 12(x17)

    //

    // Assert

    //

    RVTEST_IO_CHECK()

    #RVTEST_IO_ASSERT_GPR_EQ(x1, 0x8000026C)

    RVTEST_IO_ASSERT_GPR_EQ(x2, 0x00000012)

    RVTEST_IO_ASSERT_GPR_EQ(x3, 0x00000042)

    RVTEST_IO_ASSERT_GPR_EQ(x15, 0x001101B3)

    RVTEST_IO_WRITE_STR("# Test part A1  - Complete\n");

    RVTEST_IO_WRITE_STR("# Test End\n")

 # ---------------------------------------------------------------------------------------------

    # HALT

    RV_COMPLIANCE_HALT

RV_COMPLIANCE_CODE_END

# Input data section.

    .data

    .align 4

instr_A_src:

    add     x3, x2, x1

test_A_data:

    .word 0x30

    .word 0x12

# Output data section.

RV_COMPLIANCE_DATA_BEGIN

    .align 4

test_A_res:

    .fill 4, 4, -1

RV_COMPLIANCE_DATA_END