OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-test-suite/] [rv32im/] [src/] [MUL.S] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mballance
# RISC-V Compliance Test RV32IM-MUL-01
2
#
3
# Copyright (c) 2018, Imperas Software Ltd.
4
# All rights reserved.
5
#
6
# Redistribution and use in source and binary forms, with or without
7
# modification, are permitted provided that the following conditions are met:
8
#      * Redistributions of source code must retain the above copyright
9
#        notice, this list of conditions and the following disclaimer.
10
#      * Redistributions in binary form must reproduce the above copyright
11
#        notice, this list of conditions and the following disclaimer in the
12
#        documentation and/or other materials provided with the distribution.
13
#      * Neither the name of the Imperas Software Ltd. nor the
14
#        names of its contributors may be used to endorse or promote products
15
#        derived from this software without specific prior written permission.
16
#
17
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
18
# IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
19
# THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
20
# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL Imperas Software Ltd. BE LIABLE FOR ANY
21
# DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
22
# (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
23
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
24
# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
#
28
# Specification: RV32IM Base Integer Instruction Set, Version 2.0
29
# Description: Testing instruction MUL.
30
 
31
#include "test_macros.h"
32
#include "compliance_test.h"
33
#include "compliance_io.h"
34
 
35
RV_COMPLIANCE_RV32M
36
 
37
RV_COMPLIANCE_CODE_BEGIN
38
 
39
        RVTEST_IO_INIT
40
        RVTEST_IO_ASSERT_GPR_EQ(x0, 0x00000000)
41
        RVTEST_IO_WRITE_STR("Test Begin Reserved regs ra(x1) a0(x10) t0(x5)\n")
42
 
43
        # ---------------------------------------------------------------------------------------------
44
 
45
        RVTEST_IO_WRITE_STR("# Test number 1 - corner cases\n")
46
 
47
        # address for test results
48
        la      x2, test_1_res
49
 
50
        TEST_RR_SRC2(mul, x17, x18, 0, 0x0, 0x0, x2, 0)
51
        TEST_RR_SRC2(mul, x19, x20, 0, 0x0, 0x1, x2, 4)
52
        TEST_RR_SRC2(mul, x21, x22, 0, 0x0, -0x1, x2, 8)
53
        TEST_RR_SRC2(mul, x23, x24, 0, 0x0, 0x7fffffff, x2, 12)
54
        TEST_RR_SRC2(mul, x25, x26, 0, 0x0, 0x80000000, x2, 16)
55
 
56
        # ---------------------------------------------------------------------------------------------
57
 
58
        RVTEST_IO_WRITE_STR("# Test number 2 - corner cases\n")
59
 
60
        # address for test results
61
        la      x2, test_2_res
62
 
63
        TEST_RR_SRC2(mul, x27, x28, 0, 0x1, 0x0, x2, 0)
64
        TEST_RR_SRC2(mul, x29, x30, 0x1, 0x1, 0x1, x2, 4)
65
        TEST_RR_SRC2(mul, x31, x3, 0xffffffff, 0x1, -0x1, x2, 8)
66
        TEST_RR_SRC2(mul, x4, x8, 0x7fffffff, 0x1, 0x7fffffff, x2, 12)
67
        TEST_RR_SRC2(mul, x9, x11, 0x80000000, 0x1, 0x80000000, x2, 16)
68
 
69
        # ---------------------------------------------------------------------------------------------
70
 
71
        RVTEST_IO_WRITE_STR("# Test number 3 - corner cases\n")
72
 
73
        # address for test results
74
        la      x2, test_3_res
75
 
76
        TEST_RR_SRC2(mul, x12, x13, 0, -0x1, 0x0, x2, 0)
77
        TEST_RR_SRC2(mul, x14, x15, 0xffffffff, -0x1, 0x1, x2, 4)
78
        TEST_RR_SRC2(mul, x16, x17, 0x1, -0x1, -0x1, x2, 8)
79
        TEST_RR_SRC2(mul, x18, x19, 0x80000001, -0x1, 0x7fffffff, x2, 12)
80
        TEST_RR_SRC2(mul, x20, x21, 0x80000000, -0x1, 0x80000000, x2, 16)
81
 
82
        # ---------------------------------------------------------------------------------------------
83
 
84
        RVTEST_IO_WRITE_STR("# Test number 4 - corner cases\n")
85
 
86
        # address for test results
87
        la      x2, test_4_res
88
 
89
        TEST_RR_SRC2(mul, x22, x23, 0, 0x7fffffff, 0x0, x2, 0)
90
        TEST_RR_SRC2(mul, x24, x25, 0x7fffffff, 0x7fffffff, 0x1, x2, 4)
91
        TEST_RR_SRC2(mul, x26, x27, 0x80000001, 0x7fffffff, -0x1, x2, 8)
92
        TEST_RR_SRC2(mul, x28, x29, 0x1, 0x7fffffff, 0x7fffffff, x2, 12)
93
        TEST_RR_SRC2(mul, x30, x31, 0x80000000, 0x7fffffff, 0x80000000, x2, 16)
94
 
95
        # ---------------------------------------------------------------------------------------------
96
 
97
        RVTEST_IO_WRITE_STR("# Test number 5 - corner cases\n")
98
 
99
        # address for test results
100
        la      x2, test_5_res
101
 
102
        TEST_RR_SRC2(mul, x3, x4, 0, 0x80000000, 0x0, x2, 0)
103
        TEST_RR_SRC2(mul, x8, x9, 0x80000000, 0x80000000, 0x1, x2, 4)
104
        TEST_RR_SRC2(mul, x11, x12, 0x80000000, 0x80000000, -0x1, x2, 8)
105
        TEST_RR_SRC2(mul, x13, x14, 0x80000000, 0x80000000, 0x7fffffff, x2, 12)
106
        TEST_RR_SRC2(mul, x15, x16, 0, 0x80000000, 0x80000000, x2, 16)
107
 
108
        RVTEST_IO_WRITE_STR("Test End\n")
109
 
110
        # ---------------------------------------------------------------------------------------------
111
 
112
        RV_COMPLIANCE_HALT
113
 
114
RV_COMPLIANCE_CODE_END
115
 
116
# Input data section.
117
        .data
118
 
119
# Output data section.
120
RV_COMPLIANCE_DATA_BEGIN
121
test_1_res:
122
        .fill 5, 4, -1
123
test_2_res:
124
        .fill 5, 4, -1
125
test_3_res:
126
        .fill 5, 4, -1
127
test_4_res:
128
        .fill 5, 4, -1
129
test_5_res:
130
        .fill 5, 4, -1
131
test_6_res:
132
        .fill 5, 4, -1
133
test_7_res:
134
        .fill 5, 4, -1
135
test_8_res:
136
        .fill 5, 4, -1
137
test_9_res:
138
        .fill 5, 4, -1
139
test_10_res:
140
        .fill 5, 4, -1
141
 
142
RV_COMPLIANCE_DATA_END

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.