OpenCores
URL https://opencores.org/ocsvn/gpio/gpio/trunk

Subversion Repositories gpio

[/] [gpio/] [trunk/] [sim/] [rtl_sim/] [log/] [ncvlog.log] - Blame information for rev 65

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 56 gorand
TOOL:   ncvlog  04.10-b001: Started on Dec 17, 2003 at 12:34:13
2 48 gorand
ncvlog
3
    -f ncvlog.args
4
        -CDSLIB ../bin/cds.lib
5
        -HDLVAR ../bin/hdl.var
6
        -MESSAGES
7
        -INCDIR ../../../bench/verilog
8
        -INCDIR ../../../rtl/verilog
9
        -NOCOPYRIGHT
10
        -LOGFILE ../log/ncvlog.log
11
        ../../../rtl/verilog/gpio_top.v
12
        ../../../bench/verilog/clkrst.v
13
        ../../../bench/verilog/gpio_mon.v
14
        ../../../bench/verilog/wb_master.v
15
        ../../../bench/verilog/tb_tasks.v
16
        ../../../bench/verilog/gpio_testbench.v
17
 
18
file: ../../../rtl/verilog/gpio_top.v
19
        module worklib.gpio_top:v
20
                errors: 0, warnings: 0
21
file: ../../../bench/verilog/clkrst.v
22
        module worklib.clkrst:v
23
                errors: 0, warnings: 0
24
file: ../../../bench/verilog/gpio_mon.v
25
        module worklib.gpio_mon:v
26
                errors: 0, warnings: 0
27
file: ../../../bench/verilog/wb_master.v
28
        module worklib.wb_master:v
29
                errors: 0, warnings: 0
30
file: ../../../bench/verilog/tb_tasks.v
31
        module worklib.tb_tasks:v
32
                errors: 0, warnings: 0
33
file: ../../../bench/verilog/gpio_testbench.v
34
        module worklib.gpio_testbench:v
35
                errors: 0, warnings: 0
36 56 gorand
TOOL:   ncvlog  04.10-b001: Exiting on Dec 17, 2003 at 12:34:14  (total: 00:00:01)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.