OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [web_uploads/] [index.shtml] - Blame information for rev 70

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 70 root
<!--# set var="title" value="I2C Master Core" -->
2
<!--# include virtual="/ssi/ssi_start.shtml" -->
3
<b><font size=+2 face="Helvetica, Arial"
4
color=#bf0000>Project Name: I2C controller core</font></b>
5
<p>
6
<font size=+1><b>Description</b></font>
7
<P>
8
I2C is a two-wire, bidirectional serials bus that provide a simple, efficient method of data exchange between devices.
9
<BR>
10
You can find I2C specification on <A HREF=http://www-us.semiconductors.philips.com/acrobat/various/I2C_BUS_SPECIFICATION_3.pdf> Phillips web Site</A>.
11
<br>
12
Work was originally started by Frédéric Renet. You can find his webpage <A href=http://www.opencores.org/cores/i2c/index_orig.shtml>here</A>.
13
<BR>
14
<p>
15
<font size=+1><b>What you get</b></font><p>
16
<UL>
17
<li>WISHBONE rev.B2 compliant core
18
<li>No Multimaster operation
19
<li>No FIFO
20
<li>No slave mode
21
<li>Simple command based interface
22
</UL>
23
 
24
<p><font size=+1><b>Documentation</b></font><p>
25
<ul>
26
<li>Revision 0.4 of the WISHBONE I2C Master Core is available <A href=http://www.opencores.org/cgi-bin/cvsget.cgi/i2c/doc/i2c_rev04.pdf>here</A>.
27
</ul>
28
 
29
<p><font size=+1><b>Current status</b></font><p>
30
<ul>
31
<li>Design is available in VHDL and Verilog from OpenCores CVS via <a href="http://www.opencores.org/cvsweb.shtml/">cvsweb</a> or via <a href="/cvsmodule.shtml">cvsget</a></li>
32
<li>Note that the Verilog version is currently up-to-date. The VHDL version needs some modifications.</li>
33
</ul>
34
<p>
35
<font size=+1><b>Maintainer(s):</b></font><p>
36
<p><ul><a href=mailto:rherveille@opencores.org>Richard Herveille</A></ul>
37
<p><font size=+1><b>Mailing-list:</b></font><p>
38
<ul><a href=mailto:cores@opencores.org_NOSPAM>cores@opencores.org_NOSPAM</A></ul>
39
 
40
 
41
 
42
 
43
 
44
 
45
 
46
 
47
 
48
 
49
 
50
 
51
 
52
<!--# include virtual="/ssi/ssi_end.shtml" -->

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.