OpenCores
URL https://opencores.org/ocsvn/image_component_labeling_and_feature_extraction/image_component_labeling_and_feature_extraction/trunk

Subversion Repositories image_component_labeling_and_feature_extraction

[/] [image_component_labeling_and_feature_extraction/] [trunk/] [topLevel.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 malikpearl 
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE LEFT LOW SPEED
2 
## EXPANSION PORT OF THE XUP-V2PRO DEVELOPMENT SYSTEM
3 
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
4 
 
5 
NET "sda" LOC = "R6" ;
6 
NET "sclk" LOC = "R5" ;
7 
 
8 
NET "rst" LOC = "AG5";
9 
 
10 
## EXPANSION J1
11 
 
12 
NET "TC<0>" LOC = "K2";
13 
NET "TC<1>" LOC = "L2";
14 
NET "TC<2>" LOC = "N8";
15 
NET "TC<3>" LOC = "N7";
16 
NET "TC<4>" LOC = "K4";
17 
NET "TC<5>" LOC = "K3";
18 
NET "TC<6>" LOC = "L1";
19 
NET "TC<7>" LOC = "M1";
20 
NET "TC<8>" LOC = "N6";
21 
NET "TC<9>" LOC = "N5";
22 
 
23 
### EXPANSION J2
24 
NET "hsync_i"           LOC = "R2";             #NET "hsync" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
25 
NET "vsync_i"           LOC = "T2";     #NET "vsync" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
26 
NET "pclk_i"            LOC = "R4";             #NET "pclk" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
27 
NET "data_i<0>" LOC = "P8";                        #NET "d0" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
28 
NET "data_i<1>" LOC = "P7";                        #NET "d1" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
29 
NET "data_i<2>" LOC = "N4";                        #NET "d2" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
30 
NET "data_i<3>" LOC = "N3";                        #NET "d3" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
31 
NET "data_i<4>" LOC = "P3";                #NET "d4" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
32 
NET "data_i<5>" LOC = "P2";                #NET "d6" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
33 
NET "data_i<6>" LOC = "R8";                        #NET "d5" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
34 
NET "data_i<7>" LOC = "R7";                        #NET "d7" IOSTANDARD = LVTTL | DIFF_TERM = TRUE;
35 
 
36 
### SWITCHES
37 
NET "SW<0>" LOC = "AC11";
38 
NET "SW<1>" LOC = "AD11";
39 
NET "SW<2>" LOC = "AF8";
40 
NET "SW<3>" LOC = "AF9";
41 
 
42 
NET "SW<0>" IOSTANDARD = LVCMOS25;
43 
NET "SW<1>" IOSTANDARD = LVCMOS25;
44 
NET "SW<2>" IOSTANDARD = LVCMOS25;
45 
NET "SW<3>" IOSTANDARD = LVCMOS25;
46 
 
47 
### LEDS
48 
 
49 
NET "LED<0>" LOC = "AC4";
50 
NET "LED<1>" LOC = "AC3";
51 
NET "LED<2>" LOC = "AA6";
52 
NET "LED<3>" LOC = "AA5";
53 
 
54 
### RS232
55 
 
56 
NET "RS232_TX_DATA" LOC = "AE7";
57 
NET "RS232_DSR_OUT" LOC = "AD10";
58 
NET "RS232_CTS_OUT" LOC = "AE8";
59 
NET "RS232_RTS_IN"  LOC = "AK8";
60 
 
61 
NET "RS232_TX_DATA" IOSTANDARD = LVCMOS25;
62 
NET "RS232_DSR_OUT" IOSTANDARD = LVCMOS25;
63 
NET "RS232_CTS_OUT" IOSTANDARD = LVCMOS25;
64 
NET "RS232_RTS_IN"  IOSTANDARD = LVCMOS25;
65 
 
66 
NET "RS232_TX_DATA" DRIVE = 8;
67 
NET "RS232_DSR_OUT" DRIVE = 8;
68 
NET "RS232_CTS_OUT" DRIVE = 8;
69 
 
70 
NET "RS232_TX_DATA" SLEW = SLOW;
71 
NET "RS232_DSR_OUT" SLEW = SLOW;
72 
NET "RS232_CTS_OUT" SLEW = SLOW;
73 
 
74 
 
75 
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE XSGA
76 
## VIDEO OUTPUT OF THE XUP-V2PRO DEVELOPMENT SYSTEM
77 
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
78 
 
79 
NET "VGA_VSYNCH" LOC = "D11";
80 
NET "VGA_HSYNCH" LOC = "B8";
81 
NET "VGA_OUT_BLANK_Z" LOC = "A8";
82 
NET "VGA_COMP_SYNCH" LOC = "G12";
83 
NET "VGA_OUT_PIXEL_CLOCK" LOC = "H12";
84 
 
85 
NET "VGA_OUT_RED[7]" LOC = "H10";
86 
NET "VGA_OUT_RED[6]" LOC = "C7";
87 
NET "VGA_OUT_RED[5]" LOC = "D7";
88 
NET "VGA_OUT_RED[4]" LOC = "F10";
89 
NET "VGA_OUT_RED[3]" LOC = "F9";
90 
NET "VGA_OUT_RED[2]" LOC = "G9";
91 
NET "VGA_OUT_RED[1]" LOC = "H9";
92 
NET "VGA_OUT_RED[0]" LOC = "G8";
93 
 
94 
NET "VGA_OUT_GREEN[7]" LOC = "E11";
95 
NET "VGA_OUT_GREEN[6]" LOC = "G11";
96 
NET "VGA_OUT_GREEN[5]" LOC = "H11";
97 
NET "VGA_OUT_GREEN[4]" LOC = "C8";
98 
NET "VGA_OUT_GREEN[3]" LOC = "D8";
99 
NET "VGA_OUT_GREEN[2]" LOC = "D10";
100 
NET "VGA_OUT_GREEN[1]" LOC = "E10";
101 
NET "VGA_OUT_GREEN[0]" LOC = "G10";
102 
 
103 
NET "VGA_OUT_BLUE[7]" LOC = "E14";
104 
NET "VGA_OUT_BLUE[6]" LOC = "D14";
105 
NET "VGA_OUT_BLUE[5]" LOC = "D13";
106 
NET "VGA_OUT_BLUE[4]" LOC = "C13";
107 
NET "VGA_OUT_BLUE[3]" LOC = "J15";
108 
NET "VGA_OUT_BLUE[2]" LOC = "H15";
109 
NET "VGA_OUT_BLUE[1]" LOC = "E15";
110 
NET "VGA_OUT_BLUE[0]" LOC = "D15";
111 
 
112 
NET "VGA_OUT_BLUE[0]" IOSTANDARD = LVTTL;
113 
NET "VGA_OUT_BLUE[1]" IOSTANDARD = LVTTL;
114 
NET "VGA_OUT_BLUE[2]" IOSTANDARD = LVTTL;
115 
NET "VGA_OUT_BLUE[3]" IOSTANDARD = LVTTL;
116 
NET "VGA_OUT_BLUE[4]" IOSTANDARD = LVTTL;
117 
NET "VGA_OUT_BLUE[5]" IOSTANDARD = LVTTL;
118 
NET "VGA_OUT_BLUE[6]" IOSTANDARD = LVTTL;
119 
NET "VGA_OUT_BLUE[7]" IOSTANDARD = LVTTL;
120 
 
121 
NET "VGA_OUT_GREEN[0]" IOSTANDARD = LVTTL;
122 
NET "VGA_OUT_GREEN[1]" IOSTANDARD = LVTTL;
123 
NET "VGA_OUT_GREEN[2]" IOSTANDARD = LVTTL;
124 
NET "VGA_OUT_GREEN[3]" IOSTANDARD = LVTTL;
125 
NET "VGA_OUT_GREEN[4]" IOSTANDARD = LVTTL;
126 
NET "VGA_OUT_GREEN[5]" IOSTANDARD = LVTTL;
127 
NET "VGA_OUT_GREEN[6]" IOSTANDARD = LVTTL;
128 
NET "VGA_OUT_GREEN[7]" IOSTANDARD = LVTTL;
129 
 
130 
NET "VGA_OUT_RED[0]" IOSTANDARD = LVTTL;
131 
NET "VGA_OUT_RED[1]" IOSTANDARD = LVTTL;
132 
NET "VGA_OUT_RED[2]" IOSTANDARD = LVTTL;
133 
NET "VGA_OUT_RED[3]" IOSTANDARD = LVTTL;
134 
NET "VGA_OUT_RED[4]" IOSTANDARD = LVTTL;
135 
NET "VGA_OUT_RED[5]" IOSTANDARD = LVTTL;
136 
NET "VGA_OUT_RED[6]" IOSTANDARD = LVTTL;
137 
NET "VGA_OUT_RED[7]" IOSTANDARD = LVTTL;
138 
 
139 
NET "VGA_OUT_BLUE[0]" SLEW = SLOW;
140 
NET "VGA_OUT_BLUE[1]" SLEW = SLOW;
141 
NET "VGA_OUT_BLUE[2]" SLEW = SLOW;
142 
NET "VGA_OUT_BLUE[3]" SLEW = SLOW;
143 
NET "VGA_OUT_BLUE[4]" SLEW = SLOW;
144 
NET "VGA_OUT_BLUE[5]" SLEW = SLOW;
145 
NET "VGA_OUT_BLUE[6]" SLEW = SLOW;
146 
NET "VGA_OUT_BLUE[7]" SLEW = SLOW;
147 
 
148 
NET "VGA_OUT_GREEN[0]" SLEW = SLOW;
149 
NET "VGA_OUT_GREEN[1]" SLEW = SLOW;
150 
NET "VGA_OUT_GREEN[2]" SLEW = SLOW;
151 
NET "VGA_OUT_GREEN[3]" SLEW = SLOW;
152 
NET "VGA_OUT_GREEN[4]" SLEW = SLOW;
153 
NET "VGA_OUT_GREEN[5]" SLEW = SLOW;
154 
NET "VGA_OUT_GREEN[6]" SLEW = SLOW;
155 
NET "VGA_OUT_GREEN[7]" SLEW = SLOW;
156 
 
157 
NET "VGA_OUT_RED[0]" SLEW = SLOW;
158 
NET "VGA_OUT_RED[1]" SLEW = SLOW;
159 
NET "VGA_OUT_RED[2]" SLEW = SLOW;
160 
NET "VGA_OUT_RED[3]" SLEW = SLOW;
161 
NET "VGA_OUT_RED[4]" SLEW = SLOW;
162 
NET "VGA_OUT_RED[5]" SLEW = SLOW;
163 
NET "VGA_OUT_RED[6]" SLEW = SLOW;
164 
NET "VGA_OUT_RED[7]" SLEW = SLOW;
165 
 
166 
NET "VGA_OUT_BLUE[0]" DRIVE = 6;
167 
NET "VGA_OUT_BLUE[1]" DRIVE = 6;
168 
NET "VGA_OUT_BLUE[2]" DRIVE = 6;
169 
NET "VGA_OUT_BLUE[3]" DRIVE = 6;
170 
NET "VGA_OUT_BLUE[4]" DRIVE = 6;
171 
NET "VGA_OUT_BLUE[5]" DRIVE = 6;
172 
NET "VGA_OUT_BLUE[6]" DRIVE = 6;
173 
NET "VGA_OUT_BLUE[7]" DRIVE = 6;
174 
 
175 
NET "VGA_OUT_GREEN[0]" DRIVE = 6;
176 
NET "VGA_OUT_GREEN[1]" DRIVE = 6;
177 
NET "VGA_OUT_GREEN[2]" DRIVE = 6;
178 
NET "VGA_OUT_GREEN[3]" DRIVE = 6;
179 
NET "VGA_OUT_GREEN[4]" DRIVE = 6;
180 
NET "VGA_OUT_GREEN[5]" DRIVE = 6;
181 
NET "VGA_OUT_GREEN[6]" DRIVE = 6;
182 
NET "VGA_OUT_GREEN[7]" DRIVE = 6;
183 
 
184 
NET "VGA_OUT_RED[0]" DRIVE = 6;
185 
NET "VGA_OUT_RED[1]" DRIVE = 6;
186 
NET "VGA_OUT_RED[2]" DRIVE = 6;
187 
NET "VGA_OUT_RED[3]" DRIVE = 6;
188 
NET "VGA_OUT_RED[4]" DRIVE = 6;
189 
NET "VGA_OUT_RED[5]" DRIVE = 6;
190 
NET "VGA_OUT_RED[6]" DRIVE = 6;
191 
NET "VGA_OUT_RED[7]" DRIVE = 6;
192 
 
193 
NET "VGA_VSYNCH" IOSTANDARD = LVTTL;
194 
NET "VGA_OUT_PIXEL_CLOCK" IOSTANDARD = LVTTL;
195 
NET "VGA_HSYNCH" IOSTANDARD = LVTTL;
196 
NET "VGA_OUT_BLANK_Z" IOSTANDARD = LVTTL;
197 
NET "VGA_COMP_SYNCH" IOSTANDARD = LVTTL;
198 
 
199 
NET "VGA_VSYNCH" DRIVE = 12;
200 
NET "VGA_OUT_PIXEL_CLOCK" DRIVE = 6;
201 
NET "VGA_HSYNCH" DRIVE = 12;
202 
NET "VGA_OUT_BLANK_Z" DRIVE = 6;
203 
NET "VGA_COMP_SYNCH" DRIVE = 6;
204 
 
205 
NET "VGA_VSYNCH" SLEW = SLOW;
206 
NET "VGA_OUT_PIXEL_CLOCK" SLEW = SLOW;
207 
NET "VGA_HSYNCH" SLEW = SLOW;
208 
NET "VGA_OUT_BLANK_Z" SLEW = SLOW;
209 
NET "VGA_COMP_SYNCH" SLEW = SLOW;
210 
 
211 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.