OpenCores
URL https://opencores.org/ocsvn/lcd/lcd/trunk

Subversion Repositories lcd

[/] [lcd/] [web_uploads/] [dflipflop.shtml] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 root
<html>
2
 
3
<head>
4
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
5
<meta name="GENERATOR" content="Microsoft FrontPage 4.0">
6
<meta name="ProgId" content="FrontPage.Editor.Document">
7
<title>Behavioural data flow description for D-FlipFlop</title>
8
</head>
9
 
10
<body bgcolor="#66FF99">
11
 
12
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><font size="4"><b>Behavioural
13
data flow description for D-Flip Flop</b></font></p>
14
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;</p>
15
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">ENTITY dffres IS<o:p>
16
</o:p>
17
</p>
18
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
19
</span>PORT (<o:p>
20
</o:p>
21
</p>
22
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
23
</span>input<span style="mso-spacerun: yes">&nbsp;&nbsp; </span>: in bit;<span style="mso-tab-count:1">&nbsp;
24
</span><o:p>
25
</o:p>
26
</p>
27
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
28
</span>clk<span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;&nbsp; </span>: in
29
bit;<span style="mso-tab-count:1">&nbsp;&nbsp; </span><o:p>
30
</o:p>
31
</p>
32
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
33
</span>reset<span style="mso-spacerun: yes">&nbsp;&nbsp; </span>: in bit; <o:p>
34
</o:p>
35
</p>
36
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
37
</span>output<span style="mso-spacerun: yes">&nbsp; </span>: out bit;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
38
</span><o:p>
39
</o:p>
40
</p>
41
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
42
</span>vdd<span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;&nbsp; </span>: in
43
bit;<span style="mso-tab-count:1"> </span><o:p>
44
</o:p>
45
</p>
46
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
47
</span>vss<span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;&nbsp; </span>: in
48
bit<span style="mso-tab-count:1">&nbsp;&nbsp; </span><o:p>
49
</o:p>
50
</p>
51
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
52
</span>);<o:p>
53
</o:p>
54
</p>
55
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">END dffres;<o:p>
56
</o:p>
57
</p>
58
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
59
</o:p>
60
</p>
61
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">ARCHITECTURE VBE OF
62
dffres IS<o:p>
63
</o:p>
64
</p>
65
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
66
</span>SIGNAL<span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp; </span>dffres_reg<span style="mso-spacerun:
67
yes">&nbsp; </span>: REG_BIT REGISTER;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;
68
</span><o:p>
69
</o:p>
70
</p>
71
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
72
</span><o:p>
73
</o:p>
74
</p>
75
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">BEGIN<o:p>
76
</o:p>
77
</p>
78
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
79
</span>ASSERT ((vdd and not (vss)) = '1')<o:p>
80
</o:p>
81
</p>
82
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
83
</span>REPORT &quot;power supply is missing on dffres&quot;<o:p>
84
</o:p>
85
</p>
86
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
87
</span>SEVERITY WARNING;<o:p>
88
</o:p>
89
</p>
90
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
91
</span><o:p>
92
</o:p>
93
</p>
94
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
95
</span><o:p>
96
</o:p>
97
</p>
98
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
99
</span>dff : BLOCK ( ( clk AND NOT (clk'STABLE)) = '1' )<o:p>
100
</o:p>
101
</p>
102
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
103
</span>BEGIN<o:p>
104
</o:p>
105
</p>
106
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
107
</span>dffres_reg &lt;= GUARDED '1' WHEN (reset = '1') else NOT input; <o:p>
108
</o:p>
109
</p>
110
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
111
</span>END BLOCK dff;<o:p>
112
</o:p>
113
</p>
114
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
115
</span><o:p>
116
</o:p>
117
</p>
118
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
119
</span>output &lt;= NOT dffres_reg ;<span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
120
</span><o:p>
121
</o:p>
122
</p>
123
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">END ;</p>
124
 
125
</body>
126
 
127
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.