URL
https://opencores.org/ocsvn/lem1_9min/lem1_9min/trunk
[/] [lem1_9min/] [trunk/] [d3_lem1_9min_hw.ucf] - Blame information for rev 7
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
7 |
marcus.erl |
NET "clk" TNM_NET = "clk";
|
| 2 |
|
|
TIMESPEC "TS_clk" = PERIOD "clk" 20 ns HIGH 50 %;
|
| 3 |
|
|
#PACE: Start of Constraints generated by PACE
|
| 4 |
|
|
|
| 5 |
|
|
#PACE: Start of PACE I/O Pin Assignments
|
| 6 |
|
|
NET "clk" LOC = "T9" ;
|
| 7 |
|
|
NET "dig_led<0>" LOC = "P16" ;
|
| 8 |
|
|
NET "dig_led<1>" LOC = "N16" ;
|
| 9 |
|
|
NET "dig_led<2>" LOC = "F13" ;
|
| 10 |
|
|
NET "dig_led<3>" LOC = "R16" ;
|
| 11 |
|
|
NET "dig_led<4>" LOC = "P15" ;
|
| 12 |
|
|
NET "dig_led<5>" LOC = "N15" ;
|
| 13 |
|
|
NET "dig_led<6>" LOC = "G13" ;
|
| 14 |
|
|
NET "dig_led<7>" LOC = "E14" ;
|
| 15 |
|
|
NET "led<0>" LOC = "K12" ;
|
| 16 |
|
|
NET "led<1>" LOC = "P14" ;
|
| 17 |
|
|
NET "led<2>" LOC = "L12" ;
|
| 18 |
|
|
NET "led<3>" LOC = "N14" ;
|
| 19 |
|
|
NET "led<4>" LOC = "P13" ;
|
| 20 |
|
|
NET "led<5>" LOC = "N12" ;
|
| 21 |
|
|
NET "led<6>" LOC = "P12" ;
|
| 22 |
|
|
NET "led<7>" LOC = "P11" ;
|
| 23 |
|
|
NET "reset" LOC = "L14" ;
|
| 24 |
|
|
NET "seg<0>" LOC = "D14" ;
|
| 25 |
|
|
NET "seg<1>" LOC = "G14" ;
|
| 26 |
|
|
NET "seg<2>" LOC = "F14" ;
|
| 27 |
|
|
NET "seg<3>" LOC = "E13" ;
|
| 28 |
|
|
NET "start" LOC = "M13" ;
|
| 29 |
|
|
|
| 30 |
|
|
#PACE: Start of PACE Area Constraints
|
| 31 |
|
|
|
| 32 |
|
|
#PACE: Start of PACE Prohibit Constraints
|
| 33 |
|
|
|
| 34 |
|
|
#PACE: End of Constraints generated by PACE
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.