OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] [light8080/] [trunk/] [sim/] [sim_soc_tb_wave.do] - Blame information for rev 69

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 69 ja_rd
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /l80soc_tb/clk
4
add wave -noupdate -expand -group {CPU MEM/IO}
5
add wave -noupdate -group {CPU MEM/IO} -format Literal -radix hexadecimal /l80soc_tb/soc/cpu/addr_out
6
add wave -noupdate -group {CPU MEM/IO} -format Literal -radix hexadecimal /l80soc_tb/soc/cpu/data_in
7
add wave -noupdate -group {CPU MEM/IO} -format Logic /l80soc_tb/soc/cpu_io
8
add wave -noupdate -group {CPU MEM/IO} -format Logic /l80soc_tb/soc/cpu_rd
9
add wave -noupdate -group {CPU MEM/IO} -format Logic /l80soc_tb/soc/cpu_wr
10
add wave -noupdate -group {CPU MEM/IO} -color Gold -format Logic /l80soc_tb/soc/cpu_fetch
11
add wave -noupdate -expand -group {CPU IRQ}
12
add wave -noupdate -group {CPU IRQ} -format Logic /l80soc_tb/soc/cpu_intr
13
add wave -noupdate -group {CPU IRQ} -color White -format Logic /l80soc_tb/soc/cpu_halt
14
add wave -noupdate -group {CPU IRQ} -format Logic /l80soc_tb/soc/cpu_inte
15
add wave -noupdate -group {CPU IRQ} -color White -format Logic /l80soc_tb/soc/cpu_inta
16
add wave -noupdate -divider UART
17
add wave -noupdate -format Literal -radix hexadecimal /l80soc_tb/soc/ram(331)
18
add wave -noupdate -group UART
19
add wave -noupdate -group UART -format Logic /l80soc_tb/soc/uart/rx_irq_flag
20
add wave -noupdate -group UART -format Logic /l80soc_tb/soc/uart/tx_irq_flag
21
add wave -noupdate -group UART -color Khaki -format Logic /l80soc_tb/txd
22
add wave -noupdate -group UART -color Wheat -format Logic /l80soc_tb/txd
23
add wave -noupdate -group UART -format Literal /l80soc_tb/soc/uart/status
24
add wave -noupdate -divider PORTS
25
add wave -noupdate -format Literal -radix binary /l80soc_tb/p2out
26
add wave -noupdate -divider {IRQ CON}
27
add wave -noupdate -format Literal /l80soc_tb/soc/extint
28
add wave -noupdate -format Literal /l80soc_tb/soc/irq_control/irq_level
29
add wave -noupdate -format Literal /l80soc_tb/soc/irq_control/irq_pending_reg
30
add wave -noupdate -format Literal /l80soc_tb/soc/irq_control/irq_trigger
31
add wave -noupdate -format Literal /l80soc_tb/soc/irq_control/irq_clear
32
TreeUpdate [SetDefaultTree]
33
WaveRestoreCursors {{Cursor 1} {2052730000 ps} 0} {{Cursor 2} {2000630000 ps} 0}
34
configure wave -namecolwidth 150
35
configure wave -valuecolwidth 70
36
configure wave -justifyvalue left
37
configure wave -signalnamewidth 0
38
configure wave -snapdistance 10
39
configure wave -datasetprefix 0
40
configure wave -rowmargin 4
41
configure wave -childrowmargin 2
42
configure wave -gridoffset 0
43
configure wave -gridperiod 1
44
configure wave -griddelta 40
45
configure wave -timeline 0
46
update
47
WaveRestoreZoom {14374987 ps} {26369738 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.