| 1 |
5 |
vladimirar |
// You can insert code here by setting file_header_inc in file common.tpl
|
| 2 |
|
|
|
| 3 |
|
|
//=============================================================================
|
| 4 |
|
|
// Project : generated_tb
|
| 5 |
|
|
//
|
| 6 |
|
|
// File Name: rca_monitor.sv
|
| 7 |
|
|
//
|
| 8 |
|
|
//
|
| 9 |
|
|
// Version: 1.0
|
| 10 |
|
|
//
|
| 11 |
|
|
// Code created by Easier UVM Code Generator version 2016-04-18-EP on Tue Mar 19 21:50:30 2019
|
| 12 |
|
|
//=============================================================================
|
| 13 |
|
|
// Description: Monitor for rca
|
| 14 |
|
|
//=============================================================================
|
| 15 |
|
|
|
| 16 |
|
|
`ifndef RCA_MONITOR_SV
|
| 17 |
|
|
`define RCA_MONITOR_SV
|
| 18 |
|
|
|
| 19 |
|
|
// You can insert code here by setting monitor_inc_before_class in file rca.tpl
|
| 20 |
|
|
|
| 21 |
|
|
class rca_monitor extends uvm_monitor;
|
| 22 |
|
|
|
| 23 |
|
|
`uvm_component_utils(rca_monitor)
|
| 24 |
|
|
|
| 25 |
|
|
virtual rca_if vif;
|
| 26 |
|
|
|
| 27 |
|
|
uvm_analysis_port #(trans) analysis_port;
|
| 28 |
|
|
|
| 29 |
|
|
trans m_trans;
|
| 30 |
|
|
|
| 31 |
|
|
extern function new(string name, uvm_component parent);
|
| 32 |
|
|
|
| 33 |
|
|
// Methods build_phase, run_phase, and do_mon generated by setting monitor_inc in file rca.tpl
|
| 34 |
|
|
extern function void build_phase(uvm_phase phase);
|
| 35 |
|
|
extern task run_phase(uvm_phase phase);
|
| 36 |
|
|
extern task do_mon();
|
| 37 |
|
|
|
| 38 |
|
|
// You can insert code here by setting monitor_inc_inside_class in file rca.tpl
|
| 39 |
|
|
|
| 40 |
|
|
endclass : rca_monitor
|
| 41 |
|
|
|
| 42 |
|
|
|
| 43 |
|
|
function rca_monitor::new(string name, uvm_component parent);
|
| 44 |
|
|
super.new(name, parent);
|
| 45 |
|
|
analysis_port = new("analysis_port", this);
|
| 46 |
|
|
endfunction : new
|
| 47 |
|
|
|
| 48 |
|
|
|
| 49 |
|
|
function void rca_monitor::build_phase(uvm_phase phase);
|
| 50 |
|
|
endfunction : build_phase
|
| 51 |
|
|
|
| 52 |
|
|
|
| 53 |
|
|
task rca_monitor::run_phase(uvm_phase phase);
|
| 54 |
|
|
`uvm_info(get_type_name(), "run_phase", UVM_HIGH)
|
| 55 |
|
|
|
| 56 |
|
|
m_trans = trans::type_id::create("m_trans");
|
| 57 |
|
|
do_mon();
|
| 58 |
|
|
endtask : run_phase
|
| 59 |
|
|
|
| 60 |
|
|
|
| 61 |
|
|
// Start of inlined include file generated_tb/tb/include/rca_monitor_inc.sv
|
| 62 |
|
|
task rca_monitor::do_mon;
|
| 63 |
|
|
forever @(posedge vif.clk)
|
| 64 |
|
|
begin
|
| 65 |
|
|
m_trans.input1 = vif.a;
|
| 66 |
|
|
m_trans.input2 = vif.b;
|
| 67 |
|
|
m_trans.carryinput = vif.ci;
|
| 68 |
|
|
m_trans.carryoutput = vif.co;
|
| 69 |
|
|
m_trans.sum = vif.s;
|
| 70 |
|
|
analysis_port.write(m_trans);
|
| 71 |
|
|
`uvm_info(get_type_name(),$sformatf("a(%0d) + b(%0d) + ci(%0d) = co(%0d) and s(%0d)", vif.a, vif.b, vif.ci, vif.co, vif.s), UVM_MEDIUM);
|
| 72 |
|
|
end
|
| 73 |
|
|
endtask// End of inlined include file
|
| 74 |
|
|
|
| 75 |
|
|
// You can insert code here by setting monitor_inc_after_class in file rca.tpl
|
| 76 |
|
|
|
| 77 |
|
|
`endif // RCA_MONITOR_SV
|
| 78 |
|
|
|
