OpenCores
URL https://opencores.org/ocsvn/lpffir/lpffir/trunk

Subversion Repositories lpffir

[/] [lpffir/] [trunk/] [uvm/] [rca_uvm/] [generated_tb/] [tb/] [top_tb/] [sv/] [top_th.sv] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 vladimirar
// You can insert code here by setting file_header_inc in file common.tpl
2
 
3
//=============================================================================
4
// Project  : generated_tb
5
//
6
// File Name: top_th.sv
7
//
8
//
9
// Version:   1.0
10
//
11
// Code created by Easier UVM Code Generator version 2016-04-18-EP on Tue Mar 19 21:50:30 2019
12
//=============================================================================
13
// Description: Test Harness
14
//=============================================================================
15
 
16
module top_th;
17
 
18
  timeunit      1ns;
19
  timeprecision 1ps;
20
 
21
 
22
  // You can remove clock and reset below by setting th_generate_clock_and_reset = no in file common.tpl
23
 
24
  // Example clock and reset declarations
25
  logic clock = 0;
26
  logic reset;
27
 
28
  // Example clock generator process
29
  always #10 clock = ~clock;
30
 
31
  // Example reset generator process
32
  initial
33
  begin
34
    reset = 0;         // Active low reset in this example
35
    #75 reset = 1;
36
  end
37
 
38
  assign rca_if_0.clk = clock;
39
 
40
  // You can insert code here by setting th_inc_inside_module in file common.tpl
41
 
42
  // Pin-level interfaces connected to DUT
43
  // You can remove interface instances by setting generate_interface_instance = no in the interface template file
44
 
45
  rca_if  rca_if_0 ();
46
 
47
  rca uut (
48
    .a (rca_if_0.a),
49
    .b (rca_if_0.b),
50
    .ci(rca_if_0.ci),
51
    .co(rca_if_0.co),
52
    .s (rca_if_0.s)
53
  );
54
 
55
endmodule
56
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.