OpenCores
URL https://opencores.org/ocsvn/lxp32/lxp32/trunk

Subversion Repositories lxp32

[/] [lxp32/] [trunk/] [verify/] [lxp32/] [run/] [ghdl/] [Makefile] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 ring0_mipt
include ../../src/make/sources.make
2
 
3
GHDL_FLAGS=--std=93
4
 
5
WAVE_VCD=wave.vcd
6
WAVE_OUT=wave.fst
7
 
8
########################
9
# Phony targets
10
########################
11
 
12
all: batch
13
 
14
.PHONY: all compile batch gui clean
15
 
16
.PRECIOUS: $(WAVE_OUT) $(WAVE_VCD)
17
 
18
compile: compile.stamp $(FIRMWARE)
19
 
20
batch: compile.stamp $(FIRMWARE)
21
        ghdl -r $(GHDL_FLAGS) $(TB_MOD)
22
 
23
gui: $(WAVE_OUT)
24
        gtkwave $(WAVE_OUT)
25
 
26
clean:
27
        rm -f *.cf
28
        rm -f $(WAVE_VCD)
29
        rm -f $(WAVE_OUT)
30
        rm -f $(FIRMWARE)
31
        rm -f *.o
32
        rm -f $(TB_MOD)
33
        rm -f compile.stamp
34
 
35
########################
36
# Normal targets
37
########################
38
 
39
$(WAVE_OUT): $(WAVE_VCD)
40
        vcd2fst $^ $@
41
 
42
$(WAVE_VCD): compile.stamp $(FIRMWARE)
43
        -ghdl -r $(GHDL_FLAGS) $(TB_MOD) --vcd=$(WAVE_VCD)
44
 
45
compile.stamp: $(LXP32_RTL) $(COMMON_SRC) $(PLATFORM_RTL) $(TB_SRC)
46
        ghdl -a $(GHDL_FLAGS) $(LXP32_RTL) $(COMMON_SRC) $(PLATFORM_RTL) $(TB_SRC)
47
        ghdl -e $(GHDL_FLAGS) $(TB_MOD)
48
        echo > compile.stamp
49
 
50
%.ram: $(FW_SRC_DIR)/%.asm
51
        $(ASM) -f textio $^ -o $@

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.