OpenCores
URL https://opencores.org/ocsvn/lxp32/lxp32/trunk

Subversion Repositories lxp32

[/] [lxp32/] [trunk/] [verify/] [lxp32/] [run/] [xsim/] [Makefile] - Blame information for rev 6

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ring0_mipt
include ../../src/make/sources.make
2
 
3
ifeq ($(findstring Windows,$(OS)),)
4
        BAT=
5
else
6
        BAT=.bat
7
endif
8
 
9
########################
10
# Phony targets
11
########################
12
 
13
all: batch
14
 
15
.PHONY: all compile batch gui clean
16
 
17
compile: compile.stamp
18
 
19
batch: compile.stamp
20
        xsim$(BAT) -R tb_sim
21
 
22
gui: compile.stamp
23
        xsim$(BAT) -g -onfinish stop -onerror stop tb_sim
24
 
25
clean:
26
        rm -rf .Xil
27
        rm -rf xsim.dir
28
        rm -f webtalk*
29
        rm -f xelab*
30
        rm -f xsim*
31
        rm -f xvhdl*
32
        rm -f hs_err*
33
        rm -f vivado*
34
        rm -f *.wdb
35
        rm -f $(FIRMWARE)
36
        rm -f compile.stamp
37
 
38
########################
39
# Normal targets
40
########################
41
 
42 6 ring0_mipt
compile.stamp: $(LXP32_RTL) $(COMMON_SRC) $(PLATFORM_RTL) $(TB_SRC) $(FIRMWARE)
43
        xvhdl$(BAT) $(LXP32_RTL) $(COMMON_SRC) $(PLATFORM_RTL) $(TB_SRC)
44 2 ring0_mipt
        xelab$(BAT) work.tb -s tb_sim -debug typical
45
        echo > compile.stamp
46
 
47
%.ram: $(FW_SRC_DIR)/%.asm
48
        $(ASM) -f textio $^ -o $@

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.