OpenCores
URL https://opencores.org/ocsvn/m1_core/m1_core/trunk

Subversion Repositories m1_core

[/] [m1_core/] [trunk/] [doc/] [TODO.txt] - Blame information for rev 64

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 64 albert.wat
M1 Core ("Mistral") TODO List
2
=============================
3 30 fafa1971
 
4
Implementation
5
--------------
6 52 fafa1971
At the moment the CPU has no exception nor external interrupt handling.
7 30 fafa1971
 
8
 
9 52 fafa1971
Functional Verification
10
-----------------------
11
Several simulations have been performed by Fabio Motta, Simone Lunardo and Paolo Piscopo.
12 30 fafa1971
 
13
 
14 52 fafa1971
Open issues
15
-----------
16 62 fafa1971
- Jump are working (J JAL JR JALR) including the delay slot;
17
- equality branches (BEQ BNE) executed 2 delay slots rather than just 1, should be correct now;
18
- disequality branches (BLEZ BGTZ BLTZ BGEZ) do not work yet.
19 30 fafa1971
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.