OpenCores
URL https://opencores.org/ocsvn/m65c02/m65c02/trunk

Subversion Repositories m65c02

[/] [m65c02/] [trunk/] [Src/] [RTL/] [M65C02.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 MichaelA
CONFIG VCCAUX=3.3;
2
#
3
NET "Clk" TNM_NET = Clk;
4
#
5
#TIMESPEC TS_Clk = PERIOD "Clk" 16.954 ns HIGH 50%;              # 58.9824 MHz
6
#TIMESPEC TS_Clk = PERIOD "Clk" 16.667 ns HIGH 50%;              # 60.000 MHz
7
#TIMESPEC TS_Clk = PERIOD "Clk" 16.000 ns HIGH 50%;              # 62.500 MHz
8
#TIMESPEC TS_Clk = PERIOD "Clk" 15.625 ns HIGH 50%;              # 64.000 MHz
9
#TIMESPEC TS_Clk = PERIOD "Clk" 15.258 ns HIGH 50%;              # 65.536 MHz
10
#TIMESPEC TS_Clk = PERIOD "Clk" 15.150 ns HIGH 50%;              # 66.006 MHz
11
#TIMESPEC TS_Clk = PERIOD "Clk" 15.000 ns HIGH 50%;              # 66.667 MHz
12
TIMESPEC TS_Clk = PERIOD "Clk" 13.563 ns HIGH 50%;              # 73.728 MHz
13
#TIMESPEC TS_Clk = PERIOD "Clk" 13.250 ns HIGH 50%;              # 75.472 MHz
14
#TIMESPEC TS_Clk = PERIOD "Clk" 13.000 ns HIGH 50%;              # 76.923 MHz
15
#TIMESPEC TS_Clk = PERIOD "Clk" 12.500 ns HIGH 50%;              # 80.000 MHz
16
#
17
#TIMESPEC TS_Clk = PERIOD "Clk" 10.000 ns HIGH 50%;              # 100.000 MHz
18
#TIMESPEC TS_Clk = PERIOD "Clk"  7.978 ns HIGH 50%;              # 125.3376 MHz
19
#
20
NET "Buf_ClkIn" TNM_NET = Buf_ClkIn;
21
#
22
#TIMESPEC TS_ClkIn = PERIOD "Buf_ClkIn" 67.816 ns HIGH 50%;      #  14.7456 MHz
23
#TIMESPEC TS_ClkIn = PERIOD "Buf_ClkIn" 54.253 ns HIGH 50%;      #  18.4320 MHz
24
#TIMESPEC TS_ClkIn = PERIOD "Buf_ClkIn" 50.000 ns HIGH 50%;      #  20.0000 MHz
25
TIMESPEC TS_ClkIn = PERIOD "Buf_ClkIn"  4.000 ns HIGH 50%;      # 250.0000 MHz
26
#
27
NET "DB<0>"  LOC = "P52" | IOSTANDARD = "LVCMOS33";
28
NET "DB<1>"  LOC = "P50" | IOSTANDARD = "LVCMOS33";
29
NET "DB<2>"  LOC = "P49" | IOSTANDARD = "LVCMOS33";
30
NET "DB<3>"  LOC = "P44" | IOSTANDARD = "LVCMOS33";
31
NET "DB<4>"  LOC = "P43" | IOSTANDARD = "LVCMOS33";
32
NET "DB<5>"  LOC = "P41" | IOSTANDARD = "LVCMOS33";
33
NET "DB<6>"  LOC = "P40" | IOSTANDARD = "LVCMOS33";
34
NET "DB<7>"  LOC = "P37" | IOSTANDARD = "LVCMOS33";
35
NET "A<0>"   LOC = "P65" | IOSTANDARD = "LVCMOS33";
36
NET "A<1>"   LOC = "P64" | IOSTANDARD = "LVCMOS33";
37
NET "A<2>"   LOC = "P62" | IOSTANDARD = "LVCMOS33";
38
NET "A<3>"   LOC = "P61" | IOSTANDARD = "LVCMOS33";
39
NET "A<4>"   LOC = "P60" | IOSTANDARD = "LVCMOS33";
40
NET "A<5>"   LOC = "P59" | IOSTANDARD = "LVCMOS33";
41
NET "A<6>"   LOC = "P57" | IOSTANDARD = "LVCMOS33";
42
NET "A<7>"   LOC = "P56" | IOSTANDARD = "LVCMOS33";
43
NET "A<8>"   LOC = "P36" | IOSTANDARD = "LVCMOS33";
44
NET "A<9>"   LOC = "P35" | IOSTANDARD = "LVCMOS33";
45
NET "A<10>"  LOC = "P34" | IOSTANDARD = "LVCMOS33";
46
NET "A<11>"  LOC = "P33" | IOSTANDARD = "LVCMOS33";
47
NET "A<12>"  LOC = "P32" | IOSTANDARD = "LVCMOS33";
48
NET "A<13>"  LOC = "P31" | IOSTANDARD = "LVCMOS33";
49
NET "A<14>"  LOC = "P30" | IOSTANDARD = "LVCMOS33";
50
NET "A<15>"  LOC = "P29" | IOSTANDARD = "LVCMOS33";
51
NET "XA<0>"  LOC = "P28" | IOSTANDARD = "LVCMOS33";
52
NET "XA<1>"  LOC = "P25" | IOSTANDARD = "LVCMOS33";
53
NET "XA<2>"  LOC = "P24" | IOSTANDARD = "LVCMOS33";
54
NET "XA<3>"  LOC = "P23" | IOSTANDARD = "LVCMOS33";
55
#
56
NET "nCE<0>" LOC = "P70" | IOSTANDARD = "LVCMOS33" | SLEW = "FAST";
57
NET "nCE<1>" LOC = "P71" | IOSTANDARD = "LVCMOS33" | SLEW = "FAST";
58
NET "nCE<2>" LOC = "P72" | IOSTANDARD = "LVCMOS33" | SLEW = "FAST";
59
NET "nCE<3>" LOC = "P73" | IOSTANDARD = "LVCMOS33" | SLEW = "FAST";
60
#
61
NET "RnW"    LOC = "P10" | IOSTANDARD = "LVCMOS33";
62
NET "nOE"    LOC = "P15" | IOSTANDARD = "LVCMOS33" | SLEW = "FAST";
63
NET "nWr"    LOC = "P16" | IOSTANDARD = "LVCMOS33" | SLEW = "FAST";
64
NET "Sync"   LOC = "P3"  | IOSTANDARD = "LVCMOS33";
65
NET "nML"    LOC = "P4"  | IOSTANDARD = "LVCMOS33";
66
NET "Rdy"    LOC = "P5"  | IOSTANDARD = "LVCMOS33" | PULLUP;
67
#
68
NET "ClkIn"  LOC = "P88" | IOSTANDARD = "LVCMOS33";
69
#
70
NET "Phi1O"  LOC = "P13" | IOSTANDARD = "LVCMOS33" | SLEW = "FAST";
71
NET "Phi2O"  LOC = "P12" | IOSTANDARD = "LVCMOS33" | SLEW = "FAST";
72
#
73
NET "nRst"   LOC = "P82" | IOSTANDARD = "LVCMOS33" | PULLUP;
74
NET "BE_In"  LOC = "P68" | IOSTANDARD = "LVCMOS33" | PULLUP;
75
NET "nSO"    LOC = "P97" | IOSTANDARD = "LVCMOS33" | PULLUP;
76
NET "nNMI"   LOC = "P21" | IOSTANDARD = "LVCMOS33" | PULLUP;
77
NET "nIRQ"   LOC = "P7"  | IOSTANDARD = "LVCMOS33" | PULLUP;
78
NET "nVP"    LOC = "P6"  | IOSTANDARD = "LVCMOS33";
79
#
80
NET "nWait"  LOC = "P48" | IOSTANDARD = "LVCMOS33";
81
NET "nRstO"  LOC = "P83" | IOSTANDARD = "LVCMOS33" | PULLUP;
82
NET "nWP_In" LOC = "P39" | IOSTANDARD = "LVCMOS33" | PULLUP;
83
#
84
#NET "nCS<0>" LOC = "P27" | IOSTANDARD = "LVCMOS33";
85
#NET "nCS<1>" LOC = "P20" | IOSTANDARD = "LVCMOS33";
86
#NET "nCS<2>" LOC = "P19" | IOSTANDARD = "LVCMOS33";
87
##
88
#NET "SCK"    LOC = "P53" | IOSTANDARD = "LVCMOS33";
89
#NET "MOSI"   LOC = "P46" | IOSTANDARD = "LVCMOS33";
90
##
91
#NET "TxD_A"  LOC = "P90" | IOSTANDARD = "LVCMOS33";
92
#NET "TxD_B"  LOC = "P85" | IOSTANDARD = "LVCMOS33";
93
#
94
NET "LED<4>"  LOC = "P27" | IOSTANDARD = "LVCMOS33";
95
NET "LED<3>"  LOC = "P20" | IOSTANDARD = "LVCMOS33";
96
NET "LED<2>"  LOC = "P19" | IOSTANDARD = "LVCMOS33";
97
NET "LED<1>"  LOC = "P90" | IOSTANDARD = "LVCMOS33";
98
NET "LED<0>"  LOC = "P85" | IOSTANDARD = "LVCMOS33";

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.