OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [syn/] [xilinx/] [Makefile] - Blame information for rev 64

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 64 rfajardo
MINSOC = ../
2
MINSOC_DEFINES = ${MINSOC}/backend
3
MINSOC_RTL = ${MINSOC}/rtl/verilog
4
MINSOC_STARTUP_RTL = ${MINSOC_RTL}/minsoc_startup
5
UART_RTL = ${MINSOC_RTL}/uart16550/rtl/verilog
6
ADV_DEBUG_ROOT = ${MINSOC_RTL}/adv_debug_sys/Hardware
7
DEBUG_RTL = ${ADV_DEBUG_ROOT}/adv_dbg_if/rtl/verilog
8
OR1200_RTL = ${MINSOC_RTL}/or1200/rtl/verilog
9
ETH_RTL = ${MINSOC_RTL}/ethmac/rtl/verilog
10 63 rfajardo
 
11
help:
12
        @echo "  all: Synthesize and implement the SoC, then generate a bit stream"
13 64 rfajardo
        @echo ""
14 63 rfajardo
        @echo "  soc: Synthesize the SoC"
15
        @echo "  translate: Convert the SoC's ngc file to an ngd file for mapping"
16
        @echo "  map: Express the SoC netlist in the target hardware"
17
        @echo "  par: Place the target hardware, then route the wires"
18
        @echo "  bitgen: Generate a programming file for the target FPGA"
19 64 rfajardo
        @echo ""
20
        @echo "  modules: Synthesize OR1200 processor, debug interface, UART and Ethernet controllers"
21 63 rfajardo
        @echo "  or1200: Synthesize the OR1200 processor"
22
        @echo "  debug: Synthesize the debug interface"
23
        @echo "  uart: Synthesize the UART"
24 64 rfajardo
        @echo "  eth: Synthesize the Ethernet controller"
25
        @echo ""
26
        @echo "  clean: Delete all superfluous files generated by Xilinx tools"
27
        @echo "  distclean: Delete all generated files"
28 63 rfajardo
 
29 64 rfajardo
all: minsoc.bit
30 63 rfajardo
soc: minsoc_top.ngc
31
translate: minsoc.ngd
32
map: minsoc.ncd
33
par: minsoc_par.ncd
34
bitgen: minsoc.bit
35 64 rfajardo
modules: or1200 debug uart eth
36
MODULES = or1200_top.ngc adbg_top.ngc uart_top.ngc eth_top.ngc
37 63 rfajardo
 
38 64 rfajardo
prepare:
39
        rm -rf xst
40
        mkdir xst
41
clean:
42
        rm -rf *.xst *.xrpt *.srp *.lso *.log *.bld *.lst *.twr *.ise *.map *.mrp *.ngm *.pcf *.psr *.xml *.pad *.par *.ptwx *.bgn *.unroutes *.xpi minsoc_par_pad* *.xwbt
43
        rm -rf _xmsgs xst xlnx_auto_0_xdb
44 63 rfajardo
distclean:
45 64 rfajardo
        rm -rf *.ngc *.ncd *.ngd *.bit
46
        make clean
47 63 rfajardo
 
48 64 rfajardo
minsoc_top.ngc: ${MINSOC_RTL}/*.v ${MINSOC_DEFINES}/minsoc_defines.v buildSupport/minsoc_top.xst buildSupport/minsoc_top.prj
49
        make prepare
50 63 rfajardo
        xst -ifn "buildSupport/minsoc_top.xst"
51 64 rfajardo
        make clean
52 63 rfajardo
 
53
uart: uart_top.ngc
54 64 rfajardo
uart_top.ngc: ${UART_RTL}/*.v buildSupport/uart_top.xst buildSupport/uart_top.prj
55
        make prepare
56 63 rfajardo
        xst -ifn "buildSupport/uart_top.xst"
57 64 rfajardo
        make clean
58 63 rfajardo
 
59
eth: eth_top.ngc
60 64 rfajardo
eth_top.ngc: ${ETH_RTL}/*.v buildSupport/eth_top.xst buildSupport/eth_top.prj
61
        make prepare
62 63 rfajardo
        xst -ifn "buildSupport/eth_top.xst"
63 64 rfajardo
        make clean
64 63 rfajardo
 
65
debug: adbg_top.ngc
66 64 rfajardo
adbg_top.ngc: ${DEBUG_RTL}/*.v buildSupport/adbg_top.xst buildSupport/adbg_top.prj
67
        make prepare
68 63 rfajardo
        xst -ifn "buildSupport/adbg_top.xst"
69 64 rfajardo
        make clean
70 63 rfajardo
 
71
or1200: or1200_top.ngc
72 64 rfajardo
or1200_top.ngc: ${OR1200_RTL}/*.v buildSupport/or1200_top.xst buildSupport/or1200_top.prj
73
        make prepare
74 63 rfajardo
        xst -ifn "buildSupport/or1200_top.xst"
75 64 rfajardo
        make clean
76 63 rfajardo
 
77 64 rfajardo
minsoc.ngd: ${MINSOC}/backend/CONSTRAINT_FILE minsoc_top.ngc $(MODULES)
78
        ngdbuild -p DEVICE_PART -uc ${MINSOC}/backend/CONSTRAINT_FILE -aul minsoc_top.ngc minsoc.ngd
79
        make clean
80 63 rfajardo
 
81 64 rfajardo
minsoc.ncd: minsoc.ngd
82 63 rfajardo
        map -bp -timing -cm speed -equivalent_register_removal on -logic_opt on -ol high -power off -register_duplication on -retiming on -w -xe n minsoc.ngd
83 64 rfajardo
        make clean
84 63 rfajardo
 
85
minsoc_par.ncd: minsoc.ncd
86
        par -ol high -w -xe n minsoc.ncd minsoc_par.ncd
87 64 rfajardo
        make clean
88 63 rfajardo
 
89
minsoc.bit: minsoc_par.ncd
90
        bitgen -d -w minsoc_par.ncd minsoc.bit
91 64 rfajardo
        make clean

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.