OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [backend/] [nexys3/] [minsoc_bench_defines.v] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 173 rfajardo
//set RTL for simulation, override FPGA specific definitions (JTAG TAP, MEMORY and CLOCK DIVIDER)
2
`define GENERIC_FPGA
3
`define MEMORY_MODEL        //simulation uses a memory model enabling INITIALIZE_MEMORY_MODEL. If you comment this, START_UP might be interesting.
4
`define NO_CLOCK_DIVISION   //if commented out, generic clock division is implemented (odd divisors are rounded down)
5
//~set RTL for simulation, override FPGA specific definitions (JTAG TAP, MEMORY and CLOCK DIVIDER)
6
 
7
`define FREQ_NUM_FOR_NS 100000000
8
 
9
`define FREQ 25000000
10
`define CLK_PERIOD (`FREQ_NUM_FOR_NS/`FREQ)
11
 
12
`define ETH_PHY_FREQ  25000000
13
`define ETH_PHY_PERIOD  (`FREQ_NUM_FOR_NS/`ETH_PHY_FREQ)    //40ns
14
 
15
`define UART_BAUDRATE 115200
16
 
17
`define VPI_DEBUG
18
 
19
//`define WAVEFORM_OUTPUT
20
 
21
//`define START_UP                                              //pass firmware over spi to or1k_startup
22
 
23
`define INITIALIZE_MEMORY_MODEL                 //instantaneously initialize memory model with firmware
24
                                                                                //only use with the memory model. 
25
                                        //If you use the original memory (`define MEMORY_MODEL 
26
                                        //commented out), comment this too.
27
 
28
`define TEST_UART
29
//`define TEST_ETHERNET

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.