OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [backend/] [std/] [minsoc_defines.v] - Blame information for rev 158

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 rfajardo
//
2
// Define FPGA manufacturer
3
//
4 64 rfajardo
`define GENERIC_FPGA
5 57 rfajardo
//`define ALTERA_FPGA
6 64 rfajardo
//`define XILINX_FPGA
7 2 rfajardo
 
8
// 
9 57 rfajardo
// Define Xilinx FPGA family
10 2 rfajardo
//
11 57 rfajardo
`ifdef XILINX_FPGA
12 2 rfajardo
//`define SPARTAN2
13
//`define SPARTAN3
14
//`define SPARTAN3E
15 57 rfajardo
`define SPARTAN3A
16 2 rfajardo
//`define VIRTEX
17
//`define VIRTEX2
18
//`define VIRTEX4
19
//`define VIRTEX5
20
 
21 56 javieralso
//
22 57 rfajardo
// Define Altera FPGA family
23
//
24
`elsif ALTERA_FPGA
25 56 javieralso
//`define ARRIA_GX
26
//`define ARRIA_II_GX
27
//`define CYCLONE_I
28
//`define CYCLONE_II
29
`define CYCLONE_III
30
//`define CYCLONE_III_LS
31
//`define CYCLONE_IV_E
32
//`define CYCLONE_IV_GS
33
//`define MAX_II
34
//`define MAX_V
35
//`define MAX3000A
36
//`define MAX7000AE
37
//`define MAX7000B
38
//`define MAX7000S
39
//`define STRATIX
40
//`define STRATIX_II
41
//`define STRATIX_II_GX
42
//`define STRATIX_III
43 57 rfajardo
`endif
44 2 rfajardo
 
45
//
46
// Memory
47
//
48 64 rfajardo
`define MEMORY_ADR_WIDTH   13   //MEMORY_ADR_WIDTH IS NOT ALLOWED TO BE LESS THAN 12, 
49
                                //memory is composed by blocks of address width 11
50
                                                                //Address width of memory -> select memory depth, 
51
                                //2 powers MEMORY_ADR_WIDTH defines the memory depth 
52
                                                                //the memory data width is 32 bit, 
53
                                //memory amount in Bytes = 4*memory depth
54 2 rfajardo
 
55
//
56 7 rfajardo
// Memory type  (uncomment something if ASIC or generic memory)
57 2 rfajardo
//
58
//`define GENERIC_MEMORY
59
//`define AVANT_ATP
60
//`define VIRAGE_SSP
61
//`define VIRTUALSILICON_SSP
62
 
63
 
64
//
65
// TAP selection
66
//
67
//`define GENERIC_TAP
68
`define FPGA_TAP
69
 
70
//
71
// Clock Division selection
72
//
73
//`define NO_CLOCK_DIVISION
74
//`define GENERIC_CLOCK_DIVISION
75 57 rfajardo
`define FPGA_CLOCK_DIVISION             // For Altera ALTPLL, only CYCLONE_III family has been tested.
76 2 rfajardo
 
77
//
78
// Define division
79
//
80 64 rfajardo
`define CLOCK_DIVISOR 5         //in case of GENERIC_CLOCK_DIVISION the real value will be rounded 
81
                            //down to an even value in FPGA case, check minsoc_clock_manager 
82
                            //for allowed divisors.
83
                                            //DO NOT USE CLOCK_DIVISOR = 1 COMMENT THE CLOCK DIVISION SELECTION 
84
                            //INSTEAD.
85 2 rfajardo
 
86
//
87 7 rfajardo
// Reset polarity
88
//
89 64 rfajardo
`define NEGATIVE_RESET      //rstn
90
//`define POSITIVE_RESET      //rst
91 7 rfajardo
 
92
//
93 2 rfajardo
// Start-up circuit (only necessary later to load firmware automatically from SPI memory)
94
//
95
//`define START_UP
96
 
97
//
98
// Connected modules
99
//
100
`define UART
101 158 rfajardo
`define JSP
102 64 rfajardo
`define ETHERNET
103 2 rfajardo
 
104
//
105
// Ethernet reset
106
//
107 64 rfajardo
`define ETH_RESET       1'b0
108
//`define ETH_RESET     1'b1
109 2 rfajardo
 
110
//
111
// Set-up GENERIC_TAP, GENERIC_MEMORY if GENERIC_FPGA was chosen
112
// and GENERIC_CLOCK_DIVISION if NO_CLOCK_DIVISION was not set
113
//
114
`ifdef GENERIC_FPGA
115 58 rfajardo
    `undef FPGA_TAP
116
    `undef FPGA_CLOCK_DIVISION
117
 
118 2 rfajardo
        `define GENERIC_TAP
119
        `define GENERIC_MEMORY
120
        `ifndef NO_CLOCK_DIVISION
121
                `define GENERIC_CLOCK_DIVISION
122
        `endif
123
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.