OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [prj/] [src/] [blackboxes/] [adbg_top.v] - Blame information for rev 96

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 63 rfajardo
 
2
 
3
`include "adbg_defines.v"
4
 
5
module adbg_top(
6
                // JTAG signals
7
                tck_i,
8
                tdi_i,
9
                tdo_o,
10
                rst_i,
11
 
12
 
13
                // TAP states
14
                shift_dr_i,
15
                pause_dr_i,
16
                update_dr_i,
17
                capture_dr_i,
18
 
19
                // Instructions
20
                debug_select_i
21
 
22
 
23
                `ifdef DBG_WISHBONE_SUPPORTED
24
                // WISHBONE common signals
25
                ,
26
                wb_clk_i,
27
                wb_rst_i,
28
 
29
                // WISHBONE master interface
30
                wb_adr_o,
31
                wb_dat_o,
32
                wb_dat_i,
33
                wb_cyc_o,
34
                wb_stb_o,
35
                wb_sel_o,
36
                wb_we_o,
37
                wb_ack_i,
38
                wb_cab_o,
39
                wb_err_i,
40
                wb_cti_o,
41
                wb_bte_o
42
                `endif
43
 
44
                `ifdef DBG_CPU0_SUPPORTED
45
                // CPU signals
46
                ,
47
                cpu0_clk_i,
48
                cpu0_addr_o,
49
                cpu0_data_i,
50
                cpu0_data_o,
51
                cpu0_bp_i,
52
                cpu0_stall_o,
53
                cpu0_stb_o,
54
                cpu0_we_o,
55
                cpu0_ack_i,
56
                cpu0_rst_o
57
                `endif
58
 
59
                `ifdef DBG_CPU1_SUPPORTED
60
                // CPU signals
61
                ,
62
                cpu1_clk_i,
63
                cpu1_addr_o,
64
                cpu1_data_i,
65
                cpu1_data_o,
66
                cpu1_bp_i,
67
                cpu1_stall_o,
68
                cpu1_stb_o,
69
                cpu1_we_o,
70
                cpu1_ack_i,
71
                cpu1_rst_o
72
                `endif
73
 
74
                `ifdef DBG_JSP_SUPPORTED
75
                ,
76
                `ifndef DBG_WISHBONE_SUPPORTED
77
                wb_clk_i,
78
                wb_rst_i,
79
                `endif
80
 
81
                // WISHBONE target interface
82
                wb_jsp_adr_i,
83
                wb_jsp_dat_o,
84
                wb_jsp_dat_i,
85
                wb_jsp_cyc_i,
86
                wb_jsp_stb_i,
87
                wb_jsp_sel_i,
88
                wb_jsp_we_i,
89
                wb_jsp_ack_o,
90
                wb_jsp_cab_i,
91
                wb_jsp_err_o,
92
                wb_jsp_cti_i,
93
                wb_jsp_bte_i,
94
                int_o
95
                `endif
96
 
97
                );
98
 
99
 
100
   // JTAG signals
101
   input   tck_i;
102
   input   tdi_i;
103
   output  tdo_o;
104
   input   rst_i;
105
 
106
   // TAP states
107
   input   shift_dr_i;
108
   input   pause_dr_i;
109
   input   update_dr_i;
110
   input   capture_dr_i;
111
 
112
   // Module select from TAP
113
   input   debug_select_i;
114
 
115
`ifdef DBG_WISHBONE_SUPPORTED
116
   input   wb_clk_i;
117
   input   wb_rst_i;
118
   output [31:0] wb_adr_o;
119
   output [31:0] wb_dat_o;
120
   input [31:0]  wb_dat_i;
121
   output        wb_cyc_o;
122
   output        wb_stb_o;
123
   output [3:0]  wb_sel_o;
124
   output        wb_we_o;
125
   input         wb_ack_i;
126
   output        wb_cab_o;
127
   input         wb_err_i;
128
   output [2:0]  wb_cti_o;
129
   output [1:0]  wb_bte_o;
130
`endif
131
 
132
`ifdef DBG_CPU0_SUPPORTED
133
   // CPU signals
134
   input         cpu0_clk_i;
135
   output [31:0] cpu0_addr_o;
136
   input [31:0]  cpu0_data_i;
137
   output [31:0] cpu0_data_o;
138
   input         cpu0_bp_i;
139
   output        cpu0_stall_o;
140
   output        cpu0_stb_o;
141
   output        cpu0_we_o;
142
   input         cpu0_ack_i;
143
   output        cpu0_rst_o;
144
`endif
145
 
146
`ifdef DBG_CPU1_SUPPORTED
147
   input         cpu1_clk_i;
148
   output [31:0] cpu1_addr_o;
149
   input [31:0]  cpu1_data_i;
150
   output [31:0] cpu1_data_o;
151
   input         cpu1_bp_i;
152
   output        cpu1_stall_o;
153
   output        cpu1_stb_o;
154
   output        cpu1_we_o;
155
   input         cpu1_ack_i;
156
   output        cpu1_rst_o;
157
`endif
158
 
159
`ifdef DBG_JSP_SUPPORTED
160
   `ifndef DBG_WISHBONE_SUPPORTED
161
   input   wb_clk_i;
162
   input   wb_rst_i;
163
   `endif
164
   input [31:0]  wb_jsp_adr_i;
165
   output [31:0] wb_jsp_dat_o;
166
   input [31:0]  wb_jsp_dat_i;
167
   input         wb_jsp_cyc_i;
168
   input         wb_jsp_stb_i;
169
   input [3:0]   wb_jsp_sel_i;
170
   input         wb_jsp_we_i;
171
   output        wb_jsp_ack_o;
172
   input         wb_jsp_cab_i;
173
   output        wb_jsp_err_o;
174
   input [2:0]   wb_jsp_cti_i;
175
   input [1:0]   wb_jsp_bte_i;
176
   output        int_o;
177
`endif
178
 
179
 
180
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.