OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [prj/] [src/] [uart_top.prj] - Blame information for rev 85

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 85 rfajardo
PROJECT_DIR=rtl/verilog/uart16550/rtl/verilog
2
PROJECT_SRC=(uart_top.v
3
uart_sync_flops.v
4
uart_transmitter.v
5
uart_debug_if.v
6
uart_wb.v
7
uart_receiver.v
8
uart_tfifo.v
9
uart_regs.v
10
uart_rfifo.v
11
uart_defines.v
12
raminfr.v)

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.