| 1 |
2 |
dimamali |
std = $MODEL_TECH/../std
|
| 2 |
|
|
ieee = $MODEL_TECH/../ieee
|
| 3 |
|
|
vital2000 = $MODEL_TECH/../vital2000
|
| 4 |
|
|
verilog = $MODEL_TECH/../verilog
|
| 5 |
|
|
arithmetic = $MODEL_TECH/../arithmetic
|
| 6 |
|
|
mgc_portable = $MODEL_TECH/../mgc_portable
|
| 7 |
|
|
std_developerskit = $MODEL_TECH/../std_developerskit
|
| 8 |
|
|
synopsys = $MODEL_TECH/../synopsys
|
| 9 |
|
|
|
| 10 |
|
|
[vcom]
|
| 11 |
|
|
; Turn on VHDL-1993 as the default. Normally is off.
|
| 12 |
|
|
VHDL93 = 1
|
| 13 |
|
|
|
| 14 |
|
|
; Show source line containing error. Default is off.
|
| 15 |
|
|
Show_source = 1
|
| 16 |
|
|
|
| 17 |
|
|
; Turn off unbound-component warnings. Default is on.
|
| 18 |
|
|
Show_Warning1 = 0
|
| 19 |
|
|
|
| 20 |
|
|
; Turn off process-without-a-wait-statement warnings. Default is on.
|
| 21 |
|
|
; Show_Warning2 = 0
|
| 22 |
|
|
|
| 23 |
|
|
; Turn off null-range warnings. Default is on.
|
| 24 |
|
|
; Show_Warning3 = 0
|
| 25 |
|
|
|
| 26 |
|
|
; Turn off no-space-in-time-literal warnings. Default is on.
|
| 27 |
|
|
; Show_Warning4 = 0
|
| 28 |
|
|
|
| 29 |
|
|
; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
|
| 30 |
|
|
Show_Warning5 = 0
|
| 31 |
|
|
|
| 32 |
|
|
; Turn off optimization for IEEE std_logic_1164 package. Default is on.
|
| 33 |
|
|
; Optimize_1164 = 0
|
| 34 |
|
|
|
| 35 |
|
|
; Turn on resolving of ambiguous function overloading in favor of the
|
| 36 |
|
|
; "explicit" function declaration (not the one automatically created by
|
| 37 |
|
|
; the compiler for each type declaration). Default is off.
|
| 38 |
|
|
; Explicit = 1
|
| 39 |
|
|
|
| 40 |
|
|
; Turn off VITAL compliance checking. Default is checking on.
|
| 41 |
|
|
; NoVitalCheck = 1
|
| 42 |
|
|
|
| 43 |
|
|
; Ignore VITAL compliance checking errors. Default is to not ignore.
|
| 44 |
|
|
; IgnoreVitalErrors = 1
|
| 45 |
|
|
|
| 46 |
|
|
; Turn off VITAL compliance checking warnings. Default is to show warnings.
|
| 47 |
|
|
; Show_VitalChecksWarnings = false
|
| 48 |
|
|
|
| 49 |
|
|
; Turn off acceleration of the VITAL packages. Default is to accelerate.
|
| 50 |
|
|
; NoVital = 1
|
| 51 |
|
|
|
| 52 |
|
|
; Turn off inclusion of debugging info within design units. Default is to include.
|
| 53 |
|
|
; NoDebug = 1
|
| 54 |
|
|
|
| 55 |
|
|
; Turn off "loading..." messages. Default is messages on.
|
| 56 |
|
|
Quiet = 1
|
| 57 |
|
|
|
| 58 |
|
|
; Turn on some limited synthesis rule compliance checking. Checks only:
|
| 59 |
|
|
; -- signals used (read) by a process must be in the sensitivity list
|
| 60 |
|
|
; CheckSynthesis = 1
|
| 61 |
|
|
|
| 62 |
|
|
[vlog]
|
| 63 |
|
|
|
| 64 |
|
|
; Turn off inclusion of debugging info within design units. Default is to include.
|
| 65 |
|
|
; NoDebug = 1
|
| 66 |
|
|
|
| 67 |
|
|
; Turn off "loading..." messages. Default is messages on.
|
| 68 |
|
|
Quiet = 1
|
| 69 |
|
|
|
| 70 |
|
|
; Turn on Verilog hazard checking (order-dependent accessing of global vars).
|
| 71 |
|
|
; Default is off.
|
| 72 |
|
|
; Hazard = 1
|
| 73 |
|
|
|
| 74 |
|
|
; Turn on converting regular Verilog identifiers to uppercase. Allows case
|
| 75 |
|
|
; insensitivity for module names. Default is no conversion.
|
| 76 |
|
|
; UpCase = 1
|
| 77 |
|
|
|
| 78 |
|
|
[vsim]
|
| 79 |
|
|
|
| 80 |
|
|
; vopt flow
|
| 81 |
|
|
; Set to turn on automatic optimization of a design.
|
| 82 |
|
|
; Default is off (pre-6.0 flow without vopt).
|
| 83 |
|
|
VoptFlow = 0
|
| 84 |
|
|
|
| 85 |
|
|
; Simulator resolution
|
| 86 |
|
|
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
|
| 87 |
|
|
Resolution = 1ps
|
| 88 |
|
|
|
| 89 |
|
|
; User time unit for run commands
|
| 90 |
|
|
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
|
| 91 |
|
|
; unit specified for Resolution. For example, if Resolution is 100ps,
|
| 92 |
|
|
; then UserTimeUnit defaults to ps.
|
| 93 |
|
|
UserTimeUnit = ns
|
| 94 |
|
|
|
| 95 |
|
|
; Default run length
|
| 96 |
|
|
RunLength = 100
|
| 97 |
|
|
|
| 98 |
|
|
; Maximum iterations that can be run without advancing simulation time
|
| 99 |
|
|
IterationLimit = 5000
|
| 100 |
|
|
|
| 101 |
|
|
; Directive to license manager:
|
| 102 |
|
|
; vhdl Immediately reserve a VHDL license
|
| 103 |
|
|
; vlog Immediately reserve a Verilog license
|
| 104 |
|
|
; plus Immediately reserve a VHDL and Verilog license
|
| 105 |
|
|
; nomgc Do not look for Mentor Graphics Licenses
|
| 106 |
|
|
; nomti Do not look for Model Technology Licenses
|
| 107 |
|
|
; noqueue Do not wait in the license queue when a license isn't available
|
| 108 |
|
|
; License = plus
|
| 109 |
|
|
|
| 110 |
|
|
; Stop the simulator after an assertion message
|
| 111 |
|
|
; 0 = Note 1 = Warning 2 = Error 3 = Failure 4 = Fatal
|
| 112 |
|
|
BreakOnAssertion = 3
|
| 113 |
|
|
|
| 114 |
|
|
; Assertion Message Format
|
| 115 |
|
|
; %S - Severity Level
|
| 116 |
|
|
; %R - Report Message
|
| 117 |
|
|
; %T - Time of assertion
|
| 118 |
|
|
; %D - Delta
|
| 119 |
|
|
; %I - Instance or Region pathname (if available)
|
| 120 |
|
|
; %% - print '%' character
|
| 121 |
|
|
; AssertionFormat = "** %S: %R\n Time: %T Iteration: %D%I\n"
|
| 122 |
|
|
|
| 123 |
|
|
; Default radix for all windows and commands...
|
| 124 |
|
|
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
|
| 125 |
|
|
DefaultRadix = symbolic
|
| 126 |
|
|
|
| 127 |
|
|
; VSIM Startup command
|
| 128 |
|
|
; Startup = do startup.do
|
| 129 |
|
|
|
| 130 |
|
|
; File for saving command transcript
|
| 131 |
|
|
TranscriptFile = transcript
|
| 132 |
|
|
|
| 133 |
|
|
; Specify whether paths in simulator commands should be described
|
| 134 |
|
|
; in VHDL or Verilog format. For VHDL, PathSeparator = /
|
| 135 |
|
|
; for Verilog, PathSeparator = .
|
| 136 |
|
|
PathSeparator = /
|
| 137 |
|
|
|
| 138 |
|
|
; Disable assertion messages
|
| 139 |
|
|
; IgnoreNote = 1
|
| 140 |
|
|
; IgnoreWarning = 1
|
| 141 |
|
|
; IgnoreError = 1
|
| 142 |
|
|
; IgnoreFailure = 1
|
| 143 |
|
|
|
| 144 |
|
|
; Default force kind. May be freeze, drive, or deposit
|
| 145 |
|
|
; or in other terms, fixed, wired or charged.
|
| 146 |
|
|
; DefaultForceKind = freeze
|
| 147 |
|
|
|
| 148 |
|
|
; If zero, open files when elaborated
|
| 149 |
|
|
; else open files on first read or write
|
| 150 |
|
|
; DelayFileOpen = 0
|
| 151 |
|
|
|
| 152 |
|
|
; Control VHDL files opened for write
|
| 153 |
|
|
; 0 = Buffered, 1 = Unbuffered
|
| 154 |
|
|
UnbufferedOutput = 0
|
| 155 |
|
|
|
| 156 |
|
|
; This controls the number of characters of a signal name
|
| 157 |
|
|
; shown in the waveform window and the postscript plot.
|
| 158 |
|
|
; The default value or a value of zero tells VSIM to display
|
| 159 |
|
|
; the full name.
|
| 160 |
|
|
; WaveSignalNameWidth = 10
|
| 161 |
|
|
|
| 162 |
|
|
; Turn off warnings from the std_logic_arith, std_logic_unsigned
|
| 163 |
|
|
; and std_logic_signed packages.
|
| 164 |
|
|
; StdArithNoWarnings = 1
|
| 165 |
|
|
|
| 166 |
|
|
; Turn off warnings from the IEEE numeric_std and numeric_bit
|
| 167 |
|
|
; packages.
|
| 168 |
|
|
; NumericStdNoWarnings = 1
|
| 169 |
|
|
|
| 170 |
|
|
; Control the format of a generate statement label. Don't quote it.
|
| 171 |
|
|
; GenerateFormat = %s__%d
|
| 172 |
|
|
|
| 173 |
|
|
; Specify whether checkpoint files should be compressed.
|
| 174 |
|
|
; The default is to be compressed.
|
| 175 |
|
|
; CheckpointCompressMode = 0
|
| 176 |
|
|
|
| 177 |
|
|
; List of dynamically loaded objects for Verilog PLI applications
|
| 178 |
|
|
; Veriuser = veriuser.sl
|
| 179 |
|
|
|
| 180 |
|
|
[lmc]
|
| 181 |
|
|
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software
|
| 182 |
|
|
libsm = $MODEL_TECH/libsm.sl
|
| 183 |
|
|
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software (Windows NT)
|
| 184 |
|
|
; libsm = $MODEL_TECH/libsm.dll
|
| 185 |
|
|
; Logic Modeling's SmartModel SWIFT software (HP 9000 Series 700)
|
| 186 |
|
|
; libswift = $LMC_HOME/lib/hp700.lib/libswift.sl
|
| 187 |
|
|
; Logic Modeling's SmartModel SWIFT software (IBM RISC System/6000)
|
| 188 |
|
|
; libswift = $LMC_HOME/lib/ibmrs.lib/swift.o
|
| 189 |
|
|
; Logic Modeling's SmartModel SWIFT software (Sun4 Solaris)
|
| 190 |
|
|
; libswift = $LMC_HOME/lib/sun4Solaris.lib/libswift.so
|
| 191 |
|
|
; Logic Modeling's SmartModel SWIFT software (Sun4 SunOS)
|
| 192 |
|
|
; do setenv LD_LIBRARY_PATH $LMC_HOME/lib/sun4SunOS.lib
|
| 193 |
|
|
; and run "vsim.swift".
|
| 194 |
|
|
; Logic Modeling's SmartModel SWIFT software (Windows NT)
|
| 195 |
|
|
; libswift = $LMC_HOME/lib/pcnt.lib/libswift.dll
|
| 196 |
|
|
|
| 197 |
|
|
; ModelSim's interface to Logic Modeling's hardware modeler SFI software
|
| 198 |
|
|
libhm = $MODEL_TECH/libhm.sl
|
| 199 |
|
|
; ModelSim's interface to Logic Modeling's hardware modeler SFI software (Windows NT)
|
| 200 |
|
|
; libhm = $MODEL_TECH/libhm.dll
|
| 201 |
|
|
; Logic Modeling's hardware modeler SFI software (HP 9000 Series 700)
|
| 202 |
|
|
; libsfi = /lib/hp700/libsfi.sl
|
| 203 |
|
|
; Logic Modeling's hardware modeler SFI software (IBM RISC System/6000)
|
| 204 |
|
|
; libsfi = /lib/rs6000/libsfi.a
|
| 205 |
|
|
; Logic Modeling's hardware modeler SFI software (Sun4 Solaris)
|
| 206 |
|
|
; libsfi = /lib/sun4.solaris/libsfi.so
|
| 207 |
|
|
; Logic Modeling's hardware modeler SFI software (Sun4 SunOS)
|
| 208 |
|
|
; libsfi = /lib/sun4.sunos/libsfi.so
|
| 209 |
|
|
; Logic Modeling's hardware modeler SFI software (Window NT)
|
| 210 |
|
|
; libsfi = /lib/pcnt/lm_sfi.dll
|
