OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [boards/] [memec-v2-mb1000/] [default.sdc] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
# Synplicity, Inc. constraint file
2
# /home/jiri/ibm/vhdl/grlib/designs/leon3-avnet-eval-xc4vlx25/default.sdc
3
# Written on Sun Oct  1 16:16:08 2006
4
# by Synplify Pro, Synplify Pro 8.6.1 Scope Editor
5
 
6
#
7
# Collections
8
#
9
 
10
#
11
# Clocks
12
#
13
#define_clock            -name {clk_100mhz}  -freq 120.000 -clockgroup default_clkgroup
14
define_clock            -name {etx_clk}  -freq 25.000 -clockgroup phy_rx_clkgroup -route 10.000
15
define_clock            -name {erx_clk}  -freq 25.000 -clockgroup phy_tx_clkgroup -route 10.000
16
 
17
define_clock            -name {leon3mp|ddrsp0.ddrc.ddr_phy0.clk} -freq 100.000 -route 1.0 -clockgroup ddr_clkgroup
18
define_clock            -name {leon3mp|clkgen0.clkin}  -freq 100.000 -route 1.0 -clockgroup ahb_clkgroup
19
#
20
# Clock to Clock
21
#
22
#define_clock_delay           -rise {clk_100mhz} -fall {clk_100mhz} -false
23
 
24
#
25
# Inputs/Outputs
26
#
27
define_output_delay -disable     -default  10.00 -improve 0.00 -route 0.00 -ref {clk:r}
28
define_input_delay -disable      -default  10.00 -improve 0.00 -route 0.00 -ref {clk:r}
29
 
30
#
31
# Registers
32
#
33
 
34
#
35
# Multicycle Path
36
#
37
 
38
#
39
# False Path
40
#
41
 
42
#
43
# Path Delay
44
#
45
 
46
#
47
# Attributes
48
#
49
define_global_attribute          syn_useioff {1}
50
 
51
#
52
# I/O standards
53
#
54
 
55
#
56
# Compile Points
57
#
58
 
59
#
60
# Other Constraints
61
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.