Subversion Repositories mips_enhanced

# Synplicity, Inc. constraint file

# /home/jiri/ibm/vhdl/grlib/boards/gr-pci-xc2v/default.sdc

# Written on Fri Jul 30 18:56:40 2004

# by Synplify Pro, 7.6        Scope Editor

#

# Clocks

#

define_clock -name   {sys_clk}  -freq 100.000 -route 1.0 -clockgroup default_clkgroup

define_clock -name   {phy_rx_clk}  -freq 50.000 -route 2.0 -clockgroup phy_rx_clkgroup

define_clock -name   {phy_tx_clk}  -freq 50.000 -route 2.0 -clockgroup phy_tx_clkgroup

#

# Clock to Clock

#

#

# Inputs/Outputs

#

define_output_delay -disable     -default  10.00 -improve 0.00 -route 0.00 -ref {clk:r}

define_input_delay -disable      -default  10.00 -improve 0.00 -route 0.00 -ref {clk:r}

#

# Registers

#

#

# Multicycle Path

#

#

# False Path

#

#

# Delay Path

#

#

# Attributes

#

define_global_attribute          syn_useioff {1}

#

# Compile Points

#

#

# Other Constraints

#