OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-altera-ep2s60-sdr/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /testbench/clk
4
add wave -noupdate -format Logic /testbench/rst
5
add wave -noupdate -format Logic /testbench/error
6
add wave -noupdate -format Literal -radix hexadecimal /testbench/address
7
add wave -noupdate -format Literal -radix hexadecimal /testbench/data
8
add wave -noupdate -format Literal /testbench/ramsn
9
add wave -noupdate -format Literal /testbench/ramoen
10
add wave -noupdate -format Literal /testbench/rwen
11
add wave -noupdate -format Literal /testbench/romsn
12
add wave -noupdate -format Logic /testbench/iosn
13
add wave -noupdate -format Logic /testbench/oen
14
add wave -noupdate -format Logic /testbench/writen
15
add wave -noupdate -format Literal -radix hexadecimal /testbench/sa
16
add wave -noupdate -format Literal -radix hexadecimal /testbench/sd
17
add wave -noupdate -format Literal /testbench/sdcke
18
add wave -noupdate -format Literal /testbench/sdcsn
19
add wave -noupdate -format Logic /testbench/sdwen
20
add wave -noupdate -format Logic /testbench/sdrasn
21
add wave -noupdate -format Logic /testbench/sdcasn
22
add wave -noupdate -format Literal /testbench/sddqm
23
add wave -noupdate -format Logic /testbench/sdclk
24
add wave -noupdate -divider {CPU 1}
25
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/ici
26
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/ico
27
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/dci
28
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/dco
29
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/rfi
30
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/rfo
31
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/irqi
32
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/irqo
33
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/dbgi
34
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/dbgo
35
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/r
36
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/wpr
37
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/dsur
38
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/ir
39
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/cmem0/crami
40
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/cmem0/cramo
41
add wave -noupdate -divider {CPU 2}
42
TreeUpdate [SetDefaultTree]
43
WaveRestoreCursors {{Cursor 1} {39252698 ps} 0}
44
configure wave -namecolwidth 189
45
configure wave -valuecolwidth 40
46
configure wave -justifyvalue left
47
configure wave -signalnamewidth 0
48
configure wave -snapdistance 10
49
configure wave -datasetprefix 0
50
configure wave -rowmargin 4
51
configure wave -childrowmargin 2
52
configure wave -gridoffset 0
53
configure wave -gridperiod 1
54
configure wave -griddelta 40
55
configure wave -timeline 0
56
update
57
WaveRestoreZoom {37002043 ps} {71398707 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.