1 |
2 |
dimamali |
|
2 |
|
|
|
3 |
|
|
|
4 |
|
|
|
5 |
|
|
-----------------------------------------------------------------------------
|
6 |
|
|
-- LEON3 Demonstration design test bench configuration
|
7 |
|
|
-- Copyright (C) 2004 Jiri Gaisler, Gaisler Research
|
8 |
|
|
--
|
9 |
|
|
-- This program is free software; you can redistribute it and/or modify
|
10 |
|
|
-- it under the terms of the GNU General Public License as published by
|
11 |
|
|
-- the Free Software Foundation; either version 2 of the License, or
|
12 |
|
|
-- (at your option) any later version.
|
13 |
|
|
--
|
14 |
|
|
-- This program is distributed in the hope that it will be useful,
|
15 |
|
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
16 |
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
17 |
|
|
-- GNU General Public License for more details.
|
18 |
|
|
------------------------------------------------------------------------------
|
19 |
|
|
|
20 |
|
|
|
21 |
|
|
library techmap;
|
22 |
|
|
use techmap.gencomp.all;
|
23 |
|
|
|
24 |
|
|
package config is
|
25 |
|
|
-- Technology and synthesis options
|
26 |
|
|
constant CFG_FABTECH : integer := umc;
|
27 |
|
|
constant CFG_MEMTECH : integer := umc;
|
28 |
|
|
constant CFG_PADTECH : integer := umc;
|
29 |
|
|
constant CFG_NOASYNC : integer := 1;
|
30 |
|
|
constant CFG_SCAN : integer := 1;
|
31 |
|
|
-- Clock generator
|
32 |
|
|
constant CFG_CLKTECH : integer := inferred;
|
33 |
|
|
constant CFG_CLKMUL : integer := 2;
|
34 |
|
|
constant CFG_CLKDIV : integer := 2;
|
35 |
|
|
constant CFG_OCLKDIV : integer := 2;
|
36 |
|
|
constant CFG_PCIDLL : integer := 0;
|
37 |
|
|
constant CFG_PCISYSCLK: integer := 0;
|
38 |
|
|
constant CFG_CLK_NOFB : integer := 0;
|
39 |
|
|
-- LEON3 processor core
|
40 |
|
|
constant CFG_LEON3 : integer := 1;
|
41 |
|
|
constant CFG_NCPU : integer := (1);
|
42 |
|
|
constant CFG_NWIN : integer := (8);
|
43 |
|
|
constant CFG_V8 : integer := 2;
|
44 |
|
|
constant CFG_MAC : integer := 0;
|
45 |
|
|
constant CFG_SVT : integer := 1;
|
46 |
|
|
constant CFG_RSTADDR : integer := 16#00000#;
|
47 |
|
|
constant CFG_LDDEL : integer := (1);
|
48 |
|
|
constant CFG_NWP : integer := (2);
|
49 |
|
|
constant CFG_PWD : integer := 1*2;
|
50 |
|
|
constant CFG_FPU : integer := 0 + 16*0;
|
51 |
|
|
constant CFG_GRFPUSH : integer := 0;
|
52 |
|
|
constant CFG_ICEN : integer := 1;
|
53 |
|
|
constant CFG_ISETS : integer := 1;
|
54 |
|
|
constant CFG_ISETSZ : integer := 4;
|
55 |
|
|
constant CFG_ILINE : integer := 8;
|
56 |
|
|
constant CFG_IREPL : integer := 0;
|
57 |
|
|
constant CFG_ILOCK : integer := 0;
|
58 |
|
|
constant CFG_ILRAMEN : integer := 0;
|
59 |
|
|
constant CFG_ILRAMADDR: integer := 16#8E#;
|
60 |
|
|
constant CFG_ILRAMSZ : integer := 1;
|
61 |
|
|
constant CFG_DCEN : integer := 1;
|
62 |
|
|
constant CFG_DSETS : integer := 1;
|
63 |
|
|
constant CFG_DSETSZ : integer := 4;
|
64 |
|
|
constant CFG_DLINE : integer := 8;
|
65 |
|
|
constant CFG_DREPL : integer := 0;
|
66 |
|
|
constant CFG_DLOCK : integer := 0;
|
67 |
|
|
constant CFG_DSNOOP : integer := 0 + 0 + 4*0;
|
68 |
|
|
constant CFG_DFIXED : integer := 16#0#;
|
69 |
|
|
constant CFG_DLRAMEN : integer := 0;
|
70 |
|
|
constant CFG_DLRAMADDR: integer := 16#8F#;
|
71 |
|
|
constant CFG_DLRAMSZ : integer := 1;
|
72 |
|
|
constant CFG_MMUEN : integer := 0;
|
73 |
|
|
constant CFG_ITLBNUM : integer := 2;
|
74 |
|
|
constant CFG_DTLBNUM : integer := 2;
|
75 |
|
|
constant CFG_TLB_TYPE : integer := 1 + 0*2;
|
76 |
|
|
constant CFG_TLB_REP : integer := 1;
|
77 |
|
|
constant CFG_DSU : integer := 1;
|
78 |
|
|
constant CFG_ITBSZ : integer := 1;
|
79 |
|
|
constant CFG_ATBSZ : integer := 1;
|
80 |
|
|
constant CFG_LEON3FT_EN : integer := 0;
|
81 |
|
|
constant CFG_IUFT_EN : integer := 0;
|
82 |
|
|
constant CFG_FPUFT_EN : integer := 0;
|
83 |
|
|
constant CFG_RF_ERRINJ : integer := 0;
|
84 |
|
|
constant CFG_CACHE_FT_EN : integer := 0;
|
85 |
|
|
constant CFG_CACHE_ERRINJ : integer := 0;
|
86 |
|
|
constant CFG_LEON3_NETLIST: integer := 0;
|
87 |
|
|
constant CFG_DISAS : integer := 0 + 0;
|
88 |
|
|
constant CFG_PCLOW : integer := 2;
|
89 |
|
|
-- AMBA settings
|
90 |
|
|
constant CFG_DEFMST : integer := (0);
|
91 |
|
|
constant CFG_RROBIN : integer := 1;
|
92 |
|
|
constant CFG_SPLIT : integer := 0;
|
93 |
|
|
constant CFG_AHBIO : integer := 16#FFF#;
|
94 |
|
|
constant CFG_APBADDR : integer := 16#800#;
|
95 |
|
|
constant CFG_AHB_MON : integer := 0;
|
96 |
|
|
constant CFG_AHB_MONERR : integer := 0;
|
97 |
|
|
constant CFG_AHB_MONWAR : integer := 0;
|
98 |
|
|
-- DSU UART
|
99 |
|
|
constant CFG_AHB_UART : integer := 1;
|
100 |
|
|
-- JTAG based DSU interface
|
101 |
|
|
constant CFG_AHB_JTAG : integer := 0;
|
102 |
|
|
-- LEON2 memory controller
|
103 |
|
|
constant CFG_MCTRL_LEON2 : integer := 1;
|
104 |
|
|
constant CFG_MCTRL_RAM8BIT : integer := 1;
|
105 |
|
|
constant CFG_MCTRL_RAM16BIT : integer := 0;
|
106 |
|
|
constant CFG_MCTRL_5CS : integer := 0;
|
107 |
|
|
constant CFG_MCTRL_SDEN : integer := 1;
|
108 |
|
|
constant CFG_MCTRL_SEPBUS : integer := 0;
|
109 |
|
|
constant CFG_MCTRL_INVCLK : integer := 0;
|
110 |
|
|
constant CFG_MCTRL_SD64 : integer := 0;
|
111 |
|
|
constant CFG_MCTRL_PAGE : integer := 0 + 0;
|
112 |
|
|
-- AHB status register
|
113 |
|
|
constant CFG_AHBSTAT : integer := 1;
|
114 |
|
|
constant CFG_AHBSTATN : integer := (1);
|
115 |
|
|
-- Spacewire interface
|
116 |
|
|
constant CFG_SPW_EN : integer := 0;
|
117 |
|
|
constant CFG_SPW_NUM : integer := 1;
|
118 |
|
|
constant CFG_SPW_AHBFIFO : integer := 4;
|
119 |
|
|
constant CFG_SPW_RXFIFO : integer := 16;
|
120 |
|
|
constant CFG_SPW_RMAP : integer := 0;
|
121 |
|
|
constant CFG_SPW_RMAPBUF : integer := 4;
|
122 |
|
|
constant CFG_SPW_RMAPCRC : integer := 0;
|
123 |
|
|
constant CFG_SPW_NETLIST : integer := 0;
|
124 |
|
|
constant CFG_SPW_FT : integer := 0;
|
125 |
|
|
constant CFG_SPW_GRSPW : integer := 2;
|
126 |
|
|
-- UART 1
|
127 |
|
|
constant CFG_UART1_ENABLE : integer := 1;
|
128 |
|
|
constant CFG_UART1_FIFO : integer := 4;
|
129 |
|
|
-- UART 2
|
130 |
|
|
constant CFG_UART2_ENABLE : integer := 1;
|
131 |
|
|
constant CFG_UART2_FIFO : integer := 4;
|
132 |
|
|
-- LEON3 interrupt controller
|
133 |
|
|
constant CFG_IRQ3_ENABLE : integer := 1;
|
134 |
|
|
-- Modular timer
|
135 |
|
|
constant CFG_GPT_ENABLE : integer := 1;
|
136 |
|
|
constant CFG_GPT_NTIM : integer := (4);
|
137 |
|
|
constant CFG_GPT_SW : integer := (12);
|
138 |
|
|
constant CFG_GPT_TW : integer := (32);
|
139 |
|
|
constant CFG_GPT_IRQ : integer := (6);
|
140 |
|
|
constant CFG_GPT_SEPIRQ : integer := 1;
|
141 |
|
|
constant CFG_GPT_WDOGEN : integer := 1;
|
142 |
|
|
constant CFG_GPT_WDOG : integer := 16#FFFFF#;
|
143 |
|
|
-- GPIO port
|
144 |
|
|
constant CFG_GRGPIO_ENABLE : integer := 1;
|
145 |
|
|
constant CFG_GRGPIO_IMASK : integer := 16#FE#;
|
146 |
|
|
constant CFG_GRGPIO_WIDTH : integer := (16);
|
147 |
|
|
-- GRLIB debugging
|
148 |
|
|
constant CFG_DUART : integer := 0;
|
149 |
|
|
end;
|