OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-avnet-3s1500/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /testbench/clk
4
add wave -noupdate -format Logic /testbench/flash_rst_l
5
add wave -noupdate -format Logic /testbench/flash_cs_l
6
add wave -noupdate -format Logic /testbench/sram_oe_l
7
add wave -noupdate -format Logic /testbench/sram_we_l
8
add wave -noupdate -format Literal /testbench/sram_cs_l
9
add wave -noupdate -format Literal /testbench/sram_ben_l
10
add wave -noupdate -format Literal -radix hexadecimal /testbench/baddr
11
add wave -noupdate -format Literal -radix hexadecimal /testbench/sram_dq
12
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/apbi
13
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/apbo
14
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbsi
15
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbso
16
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbmi
17
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbmo
18
add wave -noupdate -format Logic /testbench/cpu/tx
19
add wave -noupdate -format Logic /testbench/cpu/rx
20
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ua1/uart1/r
21
add wave -noupdate -format Logic /testbench/sdcsn
22
add wave -noupdate -format Logic /testbench/sdwen
23
add wave -noupdate -format Logic /testbench/sdrasn
24
add wave -noupdate -format Logic /testbench/sdcasn
25
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/mg2/sr1/sdo
26
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/mg2/sr1/r
27
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/mg2/sr1/lsdo
28
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/mg2/sr1/sdmo
29
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/mg2/sr1/memo
30
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/mg2/sr1/sd0/sdctrl/r
31
TreeUpdate [SetDefaultTree]
32
WaveRestoreCursors {{Cursor 1} {47776875 ps} 0}
33
configure wave -namecolwidth 178
34
configure wave -valuecolwidth 115
35
configure wave -justifyvalue left
36
configure wave -signalnamewidth 0
37
configure wave -snapdistance 10
38
configure wave -datasetprefix 0
39
configure wave -rowmargin 4
40
configure wave -childrowmargin 2
41
configure wave -gridoffset 0
42
configure wave -gridperiod 1
43
configure wave -griddelta 40
44
configure wave -timeline 0
45
update
46
WaveRestoreZoom {47322375 ps} {50996819 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.