OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-digilent-xc3s1000/] [prom.S] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
 
2 
/* Template boot-code for LEON3 test benches */
3 
 
4 
#ifndef STACKSIZE
5 
#define STACKSIZE 0x00002000
6 
#endif
7 
 
8 
#include "prom.h"
9 
 
10 
        .seg    "text"
11 
        .proc   0
12 
        .align  4
13 
        .global start
14 
start:
15 
 
16 
        flush
17 
        set 0x10e0, %g1         ! init IU
18 
        mov %g1, %psr
19 
        mov %g0, %wim
20 
        mov %g0, %tbr
21 
        mov %g0, %y
22 
        nop
23 
        set  0x81000f, %g1
24 
        sta %g1, [%g0] 2
25 
2:
26 
        mov %asr17, %g3
27 
        and %g3, 0x1f, %g3
28 
        mov %g0, %g4
29 
        mov %g0, %g5
30 
        mov %g0, %g6
31 
        mov %g0, %g7
32 
1:
33 
        mov %g0, %l0
34 
        mov %g0, %l1
35 
        mov %g0, %l2
36 
        mov %g0, %l3
37 
        mov %g0, %l4
38 
        mov %g0, %l5
39 
        mov %g0, %l6
40 
        mov %g0, %l7
41 
        mov %g0, %o0
42 
        mov %g0, %o1
43 
        mov %g0, %o2
44 
        mov %g0, %o3
45 
        mov %g0, %o4
46 
        mov %g0, %o5
47 
        mov %g0, %o6
48 
        mov %g0, %o7
49 
        subcc %g3, 1, %g3
50 
        bge 1b
51 
        save
52 
 
53 
        mov     2, %g1
54 
        mov     %g1, %wim
55 
        set 0x10e0, %g1         ! enable traps
56 
        mov %g1, %psr
57 
        nop; nop; nop;
58 
 
59 
        mov %psr, %g1
60 
        srl %g1, 12, %g1
61 
        andcc %g1, 1, %g0
62 
        be 1f
63 
        nop
64 
 
65 
        set _fsrxx, %g3
66 
        ld [%g3], %fsr
67 
        ldd [%g3], %f0
68 
        ldd [%g3], %f2
69 
        ldd [%g3], %f4
70 
        ldd [%g3], %f6
71 
        ldd [%g3], %f8
72 
        ldd [%g3], %f10
73 
        ldd [%g3], %f12
74 
        ldd [%g3], %f14
75 
        ldd [%g3], %f16
76 
        ldd [%g3], %f18
77 
        ldd [%g3], %f20
78 
        ldd [%g3], %f22
79 
        ldd [%g3], %f24
80 
        ldd [%g3], %f26
81 
        ldd [%g3], %f28
82 
        ba  1f
83 
        ldd [%g3], %f30
84 
 
85 
 
86 
.align  8
87 
_fsrxx:
88 
        .word 0
89 
        .word 0
90 
 
91 
1:
92 
        mov %asr17, %g3
93 
        srl %g3, 28, %g3
94 
        andcc %g3, 0x0f, %g3
95 
        bne 1f
96 
 
97 
        set L2MCTRLIO, %g1
98 
        set MCFG1, %g2
99 
        st  %g2, [%g1]
100 
        set MCFG2, %g2
101 
        st  %g2, [%g1+4]
102 
        set MCFG3, %g2
103 
        st  %g2, [%g1+8]
104 
!       set IRQCTRL, %g1
105 
!       set 0x0ffff, %g2
106 
!       st  %g2, [%g1+0x10]
107 
 
108 
        ! %g3 = cpu index
109 
1:      set STACKSIZE, %g2
110 
        mov %g0, %g1
111 
2:      subcc %g3, 0, %g0
112 
        be 3f
113 
        nop
114 
        add %g1, %g2, %g1
115 
        ba 2b
116 
        sub %g3, 1, %g3
117 
 
118 
 
119 
3:      set RAMSTART+ RAMSIZE-32, %fp
120 
        sub %fp, %g1, %fp
121 
        sub %fp, 96, %sp
122 
 
123 
        set RAMSTART, %g1
124 
 
125 
        jmp %g1
126 
        nop
127 
 
128 
.align  32

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.