OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-digilent-xup/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /testbench/cpu/resetn
4
add wave -noupdate -format Logic /testbench/cpu/clk
5
add wave -noupdate -format Logic /testbench/cpu/errorn
6
add wave -noupdate -format Literal /testbench/cpu/ddr_clk
7
add wave -noupdate -format Literal /testbench/cpu/ddr_clkb
8
add wave -noupdate -format Logic /testbench/cpu/ddr_clk_fb
9
add wave -noupdate -format Logic /testbench/cpu/ddr_clk_fb_out
10
add wave -noupdate -format Literal /testbench/cpu/ddr_cke
11
add wave -noupdate -format Literal /testbench/cpu/ddr_csb
12
add wave -noupdate -format Logic /testbench/cpu/ddr_web
13
add wave -noupdate -format Logic /testbench/cpu/ddr_rasb
14
add wave -noupdate -format Logic /testbench/cpu/ddr_casb
15
add wave -noupdate -format Literal /testbench/cpu/ddr_dm
16
add wave -noupdate -format Literal /testbench/cpu/ddr_dqs
17
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ddr_ad
18
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ddr_ba
19
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ddr_dq
20
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/apbi
21
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/apbo
22
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbsi
23
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbso
24
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbmi
25
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbmo
26
add wave -noupdate -format Logic /testbench/cpu/clkm
27
add wave -noupdate -format Logic /testbench/cpu/rstn
28
add wave -noupdate -format Logic /testbench/cpu/clkddr
29
add wave -noupdate -format Logic /testbench/cpu/ddrlock
30
add wave -noupdate -format Logic /testbench/cpu/lock
31
add wave -noupdate -format Logic /testbench/cpu/clkml
32
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ddrsp0/ddr0/ddr64/ddrc/r
33
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ddrsp0/ddr0/ddr64/ddrc/ra
34
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/l3/cpu__0/u0/p0/iu0/r
35
TreeUpdate [SetDefaultTree]
36
WaveRestoreCursors {{Cursor 1} {10461406 ps} 0}
37
configure wave -namecolwidth 150
38
configure wave -valuecolwidth 151
39
configure wave -justifyvalue left
40
configure wave -signalnamewidth 0
41
configure wave -snapdistance 10
42
configure wave -datasetprefix 0
43
configure wave -rowmargin 4
44
configure wave -childrowmargin 2
45
configure wave -gridoffset 0
46
configure wave -gridperiod 1
47
configure wave -griddelta 40
48
configure wave -timeline 0
49
update
50
WaveRestoreZoom {10407448 ps} {10535762 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.