OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-gr-xc3s-1500/] [libero_sim_files] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
LIST ExcludePackageForSynthesis
2 
LIST leon3mp
3 
VALUE "/../../lib/grlib/stdlib/stdio.vhd,hdl"
4 
VALUE "/../../lib/grlib/util/util.vhd,hdl"
5 
VALUE "/../../lib/grlib/sparc/sparc_disas.vhd,hdl"
6 
VALUE "/../../lib/grlib/sparc/cpu_disas.vhd,hdl"
7 
VALUE "/../../lib/grlib/amba/dma2ahb_tp.vhd,hdl"
8 
VALUE "/../../lib/synplify/sim/synplify.vhd,hdl"
9 
VALUE "/../../lib/synplify/sim/synattr.vhd,hdl"
10 
VALUE "/../../lib/opencores/ata/ata_device_oc.v,hdl"
11 
VALUE "/../../lib/gaisler/sim/i2c_slave_model.v,hdl"
12 
VALUE "/../../lib/gaisler/sim/sim.vhd,hdl"
13 
VALUE "/../../lib/gaisler/sim/sram.vhd,hdl"
14 
VALUE "/../../lib/gaisler/sim/ata_device.vhd,hdl"
15 
VALUE "/../../lib/gaisler/sim/sram16.vhd,hdl"
16 
VALUE "/../../lib/gaisler/sim/phy.vhd,hdl"
17 
VALUE "/../../lib/gaisler/sim/ahbrep.vhd,hdl"
18 
VALUE "/../../lib/gaisler/jtag/jtagtst.vhd,hdl"
19 
VALUE "/../../lib/micron/sdram/mobile_sdr.v,hdl"
20 
VALUE "/../../lib/micron/sdram/components.vhd,hdl"
21 
VALUE "/../../lib/micron/sdram/mt48lc16m16a2.vhd,hdl"
22 
VALUE "/../../lib/work/debug/debug.vhd,hdl"
23 
VALUE "/../../lib/work/debug/grtestmod.vhd,hdl"
24 
VALUE "/../../lib/work/debug/cpu_disas.vhd,hdl"
25 
VALUE "/config.vhd,hdl"
26 
VALUE "/ahbrom.vhd,hdl"
27 
VALUE "/vga_clkgen.vhd,hdl"
28 
VALUE "/leon3mp.vhd,hdl"
29 
VALUE "/testbench.vhd,hdl"
30 
VALUE "/testbench.vhd,hdl"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.