OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-gr-xc3s-1500/] [modelsim.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
vsim -quiet work.testbench
2 
view wave
3 
add wave sim:/testbench/cpu/l3/cpu__0/u0/rf0/*
4 
add wave sim:/testbench/cpu/l3/cpu__0/u0/p0/m0/c0/icache0/*
5 
add wave sim:/testbench/cpu/l3/cpu__0/u0/p0/m0/c0/dcache0/*
6 
add wave sim:/testbench/cpu/l3/cpu__0/u0/p0/mips/*
7 
add wave sim:/testbench/cpu/l3/cpu__0/u0/p0/mips/e1/*
8 
add wave sim:/testbench/cpu/l3/cpu__0/u0/p0/mips/e1/decoder_pipe/*
9 
add wave sim:/testbench/cpu/l3/cpu__0/u0/p0/mips/e1/iRF_stage/*
10 
add wave sim:/testbench/cpu/l3/cpu__0/u0/p0/mips/e1/iforward/*
11 
add wave sim:/testbench/cpu/l3/cpu__0/u0/p0/mips/e1/iexec_stage/*
12 
add wave sim:/testbench/cpu/l3/cpu__0/u0/p0/mips/e1/ihazard_unit/*
13 
run -all

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.