1 |
2 |
dimamali |
|
2 |
|
|
This leon3 design is tailored to the Xilinx Virtex4 ML403 board
|
3 |
|
|
---------------------------------------------------------------------
|
4 |
|
|
|
5 |
|
|
Design specifics:
|
6 |
|
|
|
7 |
|
|
* System reset is mapped to the CPU RESET button
|
8 |
|
|
|
9 |
|
|
* The serial port is connected to the console UART (UART 1) when
|
10 |
|
|
dip switch 1 on the GPIO DIP switch is off. Otherwise it is
|
11 |
|
|
connected to the DSU UART. The DSU BREAK input is mapped
|
12 |
|
|
on the 'south' push-button.
|
13 |
|
|
|
14 |
|
|
* The JTAG DSU interface is enabled and works well with
|
15 |
|
|
GRMON and Xilinx parallel cables. Grmon-1.0.24 and later
|
16 |
|
|
also work with the Xilinx Platform USB cable.
|
17 |
|
|
|
18 |
|
|
* The 100 Mbit version of GRETH is enabled. Ethernet debug link
|
19 |
|
|
is also enabled, but will only work on a 100 Mbit connection.
|
20 |
|
|
The 1000 Mbit version of GRETH is not enabled but works well on
|
21 |
|
|
the board. Note that this core is not available in the GPL version
|
22 |
|
|
of GRLIB. If the 1000 Mbit version is enabled, the IOBDELAY
|
23 |
|
|
constraints for phy_rx_data(7 downto 4) should be uncommented
|
24 |
|
|
in leon3mp.ucf. These constraints must not be present for designs
|
25 |
|
|
without the 1000 Mbit GRETH due to a bug in Xilinx's map tool.
|
26 |
|
|
|
27 |
|
|
* DDR is mapped at address 0x40000000, using the DDRSPA core.
|
28 |
|
|
The DDR runs OK up to 120 MHz, higher frequencies can give
|
29 |
|
|
data errors and is not recommended.
|
30 |
|
|
|
31 |
|
|
* The LEON3 processor can run up to 70 - 80 MHz on the board
|
32 |
|
|
in the typical configuration.
|
33 |
|
|
|
34 |
|
|
* The SSRAM can be interfaced with either the SSRAM controller
|
35 |
|
|
or the LEON2 Memory controller. Start GRMON with -ramws 1
|
36 |
|
|
when the LEON2 controller is used.
|
37 |
|
|
|
38 |
|
|
* The I2C-master is enabled and is connected to the boards I2C
|
39 |
|
|
bus which contains an EEPROM (24LC04B-I/ST) with I2C address
|
40 |
|
|
0b1010--B (where B selects one of two 256-word blocks and '-'
|
41 |
|
|
is don't care).
|
42 |
|
|
|
43 |
|
|
* The FLASH memory can be programmed using GRMON, regardless
|
44 |
|
|
of which memory controller that is used.
|
45 |
|
|
|
46 |
|
|
* If the VGA core is enabled its constraints should be
|
47 |
|
|
uncommented in leon3mp.ucf.
|
48 |
|
|
|
49 |
|
|
* Sample output from GRMON is:
|
50 |
|
|
|
51 |
|
|
GRMON LEON debug monitor v1.1.19c
|
52 |
|
|
|
53 |
|
|
Copyright (C) 2004,2005 Gaisler Research - all rights reserved.
|
54 |
|
|
For latest updates, go to http://www.gaisler.com/
|
55 |
|
|
Comments or bug-reports to support@gaisler.com
|
56 |
|
|
|
57 |
|
|
|
58 |
|
|
using JTAG cable on parallel port
|
59 |
|
|
JTAG chain: xc95144xl xc4vlx25 xcf32p xccace
|
60 |
|
|
|
61 |
|
|
GRLIB build version: 2314
|
62 |
|
|
|
63 |
|
|
initialising .............
|
64 |
|
|
detected frequency: 65 MHz
|
65 |
|
|
|
66 |
|
|
Component Vendor
|
67 |
|
|
LEON3 SPARC V8 Processor Gaisler Research
|
68 |
|
|
AHB Debug JTAG TAP Gaisler Research
|
69 |
|
|
GR Ethernet MAC Gaisler Research
|
70 |
|
|
DDR266 Controller Gaisler Research
|
71 |
|
|
AHB/APB Bridge Gaisler Research
|
72 |
|
|
LEON3 Debug Support Unit Gaisler Research
|
73 |
|
|
LEON2 Memory Controller European Space Agency
|
74 |
|
|
Generic APB UART Gaisler Research
|
75 |
|
|
Multi-processor Interrupt Ctrl Gaisler Research
|
76 |
|
|
Modular Timer Unit Gaisler Research
|
77 |
|
|
General purpose I/O port Gaisler Research
|
78 |
|
|
AMBA Wrapper for OC I2C-master Gaisler Research
|
79 |
|
|
AHB status register Gaisler Research
|
80 |
|
|
|
81 |
|
|
Use command 'info sys' to print a detailed report of attached cores
|
82 |
|
|
|
83 |
|
|
grlib> inf sys
|
84 |
|
|
00.01:003 Gaisler Research LEON3 SPARC V8 Processor (ver 0x0)
|
85 |
|
|
ahb master 0
|
86 |
|
|
01.01:01c Gaisler Research AHB Debug JTAG TAP (ver 0x0)
|
87 |
|
|
ahb master 1
|
88 |
|
|
02.01:01d Gaisler Research GR Ethernet MAC (ver 0x0)
|
89 |
|
|
ahb master 2, irq 12
|
90 |
|
|
apb: 80000b00 - 80000c00
|
91 |
|
|
edcl ip 192.168.0.69, buffer 2 kbyte
|
92 |
|
|
00.01:025 Gaisler Research DDR266 Controller (ver 0x0)
|
93 |
|
|
ahb: 40000000 - 50000000
|
94 |
|
|
ahb: fff00100 - fff00200
|
95 |
|
|
32-bit DDR : 1 * 64 Mbyte @ 0x40000000
|
96 |
|
|
120 MHz, col 9, ref 7.8 us
|
97 |
|
|
01.01:006 Gaisler Research AHB/APB Bridge (ver 0x0)
|
98 |
|
|
ahb: 80000000 - 80100000
|
99 |
|
|
02.01:004 Gaisler Research LEON3 Debug Support Unit (ver 0x1)
|
100 |
|
|
ahb: 90000000 - a0000000
|
101 |
|
|
AHB trace 128 lines, stack pointer 0x43fffff0
|
102 |
|
|
CPU#0 win 8, hwbp 2, itrace 128, srmmu, lddel 1
|
103 |
|
|
icache 4 * 4 kbyte, 32 byte/line lru
|
104 |
|
|
dcache 4 * 4 kbyte, 16 byte/line lru
|
105 |
|
|
03.04:00f European Space Agency LEON2 Memory Controller (ver 0x1)
|
106 |
|
|
ahb: 00000000 - 20000000
|
107 |
|
|
ahb: 20000000 - 40000000
|
108 |
|
|
ahb: c0000000 - c1000000
|
109 |
|
|
apb: 80000000 - 80000100
|
110 |
|
|
32-bit prom @ 0x00000000
|
111 |
|
|
01.01:00c Gaisler Research Generic APB UART (ver 0x1)
|
112 |
|
|
irq 2
|
113 |
|
|
apb: 80000100 - 80000200
|
114 |
|
|
baud rate 38400
|
115 |
|
|
02.01:00d Gaisler Research Multi-processor Interrupt Ctrl (ver 0x3)
|
116 |
|
|
apb: 80000200 - 80000300
|
117 |
|
|
03.01:011 Gaisler Research Modular Timer Unit (ver 0x0)
|
118 |
|
|
irq 8
|
119 |
|
|
apb: 80000300 - 80000400
|
120 |
|
|
8-bit scaler, 2 * 32-bit timers, divisor 65
|
121 |
|
|
08.01:01a Gaisler Research General purpose I/O port (ver 0x0)
|
122 |
|
|
apb: 80000800 - 80000900
|
123 |
|
|
0c.01:028 Gaisler Research AMBA Wrapper for OC I2C-master (ver 0x0)
|
124 |
|
|
irq 11
|
125 |
|
|
apb: 80000c00 - 80000d00
|
126 |
|
|
0f.01:052 Gaisler Research AHB status register (ver 0x0)
|
127 |
|
|
irq 7
|
128 |
|
|
apb: 80000f00 - 80001000
|
129 |
|
|
grlib> fla
|
130 |
|
|
|
131 |
|
|
Intel-style 32-bit (2x16-bit) flash
|
132 |
|
|
|
133 |
|
|
Manuf. Intel Intel
|
134 |
|
|
Type MT28F320J3 MT28F320J3
|
135 |
|
|
|
136 |
|
|
Device ID 81210928c438f018 d13909b886afd4e6
|
137 |
|
|
User ID a003ffffbb35ce9b ffffffffffffffff
|
138 |
|
|
|
139 |
|
|
2 x 4 Mbyte = 8 Mbyte total @ 0x00000000
|
140 |
|
|
|
141 |
|
|
CFI information
|
142 |
|
|
|
143 |
|
|
flash family : 1
|
144 |
|
|
flash size : 32 Mbit
|
145 |
|
|
erase regions : 1
|
146 |
|
|
erase blocks : 32
|
147 |
|
|
write buffer : 32 bytes
|
148 |
|
|
region 0 : 32 blocks of 128 Kbytes
|
149 |
|
|
|
150 |
|
|
grlib> i2c read 0x50 0x00 8
|
151 |
|
|
|
152 |
|
|
00: 48 57 2d 56
|
153 |
|
|
04: 34 2d 4d 4c
|
154 |
|
|
|
155 |
|
|
grlib> i2c read 0x51 0x00 8
|
156 |
|
|
|
157 |
|
|
00: 00 00 00 00
|
158 |
|
|
04: 00 00 00 00
|
159 |
|
|
|
160 |
|
|
grlib>
|