OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-xilinx-ml40x/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /testbench/sys_clk
4
add wave -noupdate -format Logic /testbench/sys_rst_in
5
add wave -noupdate -format Logic /testbench/plb_error
6
add wave -noupdate -format Logic /testbench/opb_error
7
add wave -noupdate -format Logic /testbench/flash_a23
8
add wave -noupdate -format Literal -radix hexadecimal /testbench/sram_flash_addr
9
add wave -noupdate -format Literal -radix hexadecimal /testbench/sram_flash_data
10
add wave -noupdate -format Logic /testbench/sram_cen
11
add wave -noupdate -format Literal /testbench/sram_bw
12
add wave -noupdate -format Logic /testbench/sram_flash_oe_n
13
add wave -noupdate -format Logic /testbench/sram_flash_we_n
14
add wave -noupdate -format Logic /testbench/flash_ce
15
add wave -noupdate -format Logic /testbench/sram_clk
16
add wave -noupdate -format Logic /testbench/sram_clk_fb
17
add wave -noupdate -format Logic /testbench/sram_mode
18
add wave -noupdate -format Logic /testbench/sram_adv_ld_n
19
add wave -noupdate -format Logic /testbench/sram_zz
20
add wave -noupdate -format Logic /testbench/ddr_clk
21
add wave -noupdate -format Logic /testbench/ddr_clkb
22
add wave -noupdate -format Logic /testbench/ddr_clk_fb
23
add wave -noupdate -format Logic /testbench/ddr_cke
24
add wave -noupdate -format Logic /testbench/ddr_csb
25
add wave -noupdate -format Logic /testbench/ddr_web
26
add wave -noupdate -format Logic /testbench/ddr_rasb
27
add wave -noupdate -format Logic /testbench/ddr_casb
28
add wave -noupdate -format Literal /testbench/ddr_dm
29
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_dq
30
add wave -noupdate -format Literal /testbench/ddr_dqs
31
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ad
32
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ba
33
add wave -noupdate -divider {CPU 1}
34
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/apbi
35
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/apbo
36
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbsi
37
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbso
38
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbmi
39
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbmo
40
add wave -noupdate -format Literal /testbench/cpu/ddrsp0/ddrc0/ddr32/ddrc/r
41
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ddrsp0/ddrc0/ddr32/ddrc/ra
42
add wave -noupdate -format Logic /testbench/cpu/phy_gtx_clk
43
add wave -noupdate -format Literal /testbench/cpu/cgi
44
add wave -noupdate -format Literal -expand /testbench/cpu/cgi2
45
add wave -noupdate -format Literal /testbench/cpu/cgo
46
add wave -noupdate -format Literal -expand /testbench/cpu/cgo2
47
add wave -noupdate -format Logic /testbench/cpu/ps2_mouse_clk
48
add wave -noupdate -format Logic /testbench/cpu/ps2_mouse_data
49
add wave -noupdate -format Logic /testbench/cpu/tft_lcd_clk
50
add wave -noupdate -format Logic /testbench/cpu/vid_blankn
51
add wave -noupdate -format Logic /testbench/cpu/vid_syncn
52
add wave -noupdate -format Logic /testbench/cpu/vid_hsync
53
add wave -noupdate -format Logic /testbench/cpu/vid_vsync
54
add wave -noupdate -format Literal /testbench/cpu/vid_r
55
add wave -noupdate -format Literal /testbench/cpu/vid_g
56
add wave -noupdate -format Literal /testbench/cpu/vid_b
57
add wave -noupdate -format Literal /testbench/cpu/clk_sel
58
add wave -noupdate -format Literal /testbench/cpu/clkval
59
add wave -noupdate -format Logic /testbench/cpu/clkvga
60
add wave -noupdate -format Logic /testbench/cpu/clk1x
61
add wave -noupdate -format Logic /testbench/cpu/video_clk
62
add wave -noupdate -format Logic /testbench/cpu/dac_clk
63
TreeUpdate [SetDefaultTree]
64
WaveRestoreCursors {{Cursor 1} {426000 ps} 0}
65
configure wave -namecolwidth 162
66
configure wave -valuecolwidth 110
67
configure wave -justifyvalue left
68
configure wave -signalnamewidth 0
69
configure wave -snapdistance 10
70
configure wave -datasetprefix 0
71
configure wave -rowmargin 4
72
configure wave -childrowmargin 2
73
configure wave -gridoffset 0
74
configure wave -gridperiod 1
75
configure wave -griddelta 40
76
configure wave -timeline 0
77
update
78
WaveRestoreZoom {0 ps} {10500 ns}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.