OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-xilinx-ml507/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
GRLIB=../..
2
TOP=leon3mp
3
BOARD=xilinx-ml507-xc5vfx70t
4
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
5
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
6
#UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
7
UCF=leon3mp.ucf
8
XSTOPT= -uc leon3mp.xcf
9
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
10
EFFORT=high
11
ISEMAPOPT=-m
12
SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
13
VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd
14
VHDLSIMFILES=testbench.vhd
15
SIMTOP=testbench
16
#SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc
17
SDCFILE=default.sdc
18
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
19
CLEAN=soft-clean
20
 
21
include $(GRLIB)/software/leon3/Makefile
22
XLDFLAGS=-L./ lib3tests.a -Ttext=0x40000000
23
 
24
TECHLIBS = unisim
25
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
26
        tmtc openchip ihp gleichmann usbhc spw
27
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan can ata pci leon3ft ambatest \
28
        grusbhc usb spacewire
29
 
30
FILESKIP = grcan.vhd simple_spi_top.v
31
 
32
include $(GRLIB)/bin/Makefile
33
 
34
 
35
##################  project specific targets ##########################
36
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.