URL
https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
dimamali |
|
2 |
|
|
mainmenu_option next_comment
|
3 |
|
|
comment 'DDR2 SDRAM controller '
|
4 |
|
|
bool 'Enable DDR2 SDRAM controller ' CONFIG_DDR2SP
|
5 |
|
|
if [ "$CONFIG_DDR2SP" = "y" ]; then
|
6 |
|
|
bool 'Enable power-on initialization ' CONFIG_DDR2SP_INIT
|
7 |
|
|
int 'Memory frequency (MHz) ' CONFIG_DDR2SP_FREQ 100
|
8 |
|
|
int 'Refresh to Activate (tRFC) in ns ' CONFIG_DDR2SP_TRFC 130
|
9 |
|
|
if [ "$CONFIG_DDR2SP_INIT" = "y" ]; then
|
10 |
|
|
int 'Column address bits (9 - 12) ' CONFIG_DDR2SP_COL 9
|
11 |
|
|
int 'Chip select bank size (Mbyte) ' CONFIG_DDR2SP_MBYTE 16
|
12 |
|
|
fi
|
13 |
|
|
int 'Data width (64, 32, 16) bit ' CONFIG_DDR2SP_DATAWIDTH 64
|
14 |
|
|
int 'Input pad delay for byte 0 (0 - 63)' CONFIG_DDR2SP_DELAY0 0
|
15 |
|
|
int 'Input pad delay for byte 1 (0 - 63)' CONFIG_DDR2SP_DELAY1 0
|
16 |
|
|
int 'Input pad delay for byte 2 (0 - 63)' CONFIG_DDR2SP_DELAY2 0
|
17 |
|
|
int 'Input pad delay for byte 3 (0 - 63)' CONFIG_DDR2SP_DELAY3 0
|
18 |
|
|
int 'Input pad delay for byte 4 (0 - 63)' CONFIG_DDR2SP_DELAY4 0
|
19 |
|
|
int 'Input pad delay for byte 5 (0 - 63)' CONFIG_DDR2SP_DELAY5 0
|
20 |
|
|
int 'Input pad delay for byte 6 (0 - 63)' CONFIG_DDR2SP_DELAY6 0
|
21 |
|
|
int 'Input pad delay for byte 7 (0 - 63)' CONFIG_DDR2SP_DELAY7 0
|
22 |
|
|
fi
|
23 |
|
|
endmenu
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.