OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [gaisler/] [leon3/] [irqmp.in.help] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
LEON3 interrupt controller
2
CONFIG_IRQ3_ENABLE
3
  Say Y here to enable the LEON3 interrupt controller. This is needed
4
  if you want to be able to receive interrupts. Operating systems like
5
  Linux, RTEMS and eCos needs this option to be enabled. If you intend
6
  to use the Bare-C run-time and not use interrupts, you could disable
7
  the interrupt controller and save about 500 gates.
8
 
9
LEON3 interrupt controller broadcast
10
CONFIG_IRQ3_BROADCAST_ENABLE
11
  If enabled the broadcast register is used to determine which
12
  interrupt should be sent to all cpus instead of just the first
13
  one that consumes it.
14
 
15
Secondary interrupts
16
CONFIG_IRQ3_SEC
17
  The interrupt controller handles 15 interrupts by default (1 - 15).
18
  These correspond to the 15 SPARC asyncronous traps (0x11 - 0x1F),
19
  and AMBA interrupts 1 - 15. This option will enable 16 additional
20
  (secondary) interrupts, corresponding to AMBA interrupts 16 - 31.
21
  The secondary interrupts will be multiplexed onto one of the first
22
  15 interrupts. The total number of handled interrupts can then
23
  be up to 30 (14 primary and 16 secondary).
24
 
25
Number of interrupts
26
CONFIG_IRQ3_NSEC
27
  Defines which of the first 15 interrupts should be used for the
28
  secondary (16 - 31) interrupts. Interrupt 15 should be avoided
29
  since it is not maskable by the processor.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.