OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [techmap/] [gencomp/] [tech.in] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
  choice 'Target technology                           ' \
2
        "Inferred               CONFIG_SYN_INFERRED \
3
        Altera-Stratix          CONFIG_SYN_STRATIX \
4
        Altera-StratixII        CONFIG_SYN_STRATIXII \
5
        Altera-StratixIII       CONFIG_SYN_STRATIXIII \
6
        Altera-CycloneIII       CONFIG_SYN_CYCLONEIII \
7
        Altera-Others           CONFIG_SYN_ALTERA \
8
        Actel-Axcelerator       CONFIG_SYN_AXCEL \
9
        Actel-Proasic           CONFIG_SYN_PROASIC \
10
        Actel-ProasicPlus       CONFIG_SYN_PROASICPLUS \
11
        Actel-Proasic3          CONFIG_SYN_PROASIC3 \
12
        Aeroflex-UT025CRH       CONFIG_SYN_UT025CRH \
13
        Atmel-ATC18             CONFIG_SYN_ATC18 \
14
        Atmel-ATC18RHA          CONFIG_SYN_ATC18RHA \
15
        Custom1                 CONFIG_SYN_CUSTOM1 \
16
        eASIC90                 CONFIG_SYN_EASIC90 \
17
        IHP25                   CONFIG_SYN_IHP25 \
18
        IHP25RH                 CONFIG_SYN_IHP25RH \
19
        Lattice-EC/ECP/XP       CONFIG_SYN_LATTICE \
20
        Quicklogic-Eclipse      CONFIG_SYN_ECLIPSE \
21
        Peregrine               CONFIG_SYN_PEREGRINE \
22
        RH-LIB18T               CONFIG_SYN_RH_LIB18T \
23
        RH-UMC                  CONFIG_SYN_RHUMC \
24
        Xilinx-Spartan2         CONFIG_SYN_SPARTAN2 \
25
        Xilinx-Spartan3         CONFIG_SYN_SPARTAN3 \
26
        Xilinx-Spartan3E        CONFIG_SYN_SPARTAN3E \
27
        Xilinx-Virtex           CONFIG_SYN_VIRTEX \
28
        Xilinx-VirtexE          CONFIG_SYN_VIRTEXE \
29
        Xilinx-Virtex2          CONFIG_SYN_VIRTEX2 \
30
        Xilinx-Virtex4          CONFIG_SYN_VIRTEX4 \
31
        Xilinx-Virtex5          CONFIG_SYN_VIRTEX5 \
32
        UMC18                   CONFIG_SYN_UMC     \
33
        TSMC90                  CONFIG_SYN_TSMC90 " Inferred
34
  if [ "$CONFIG_SYN_INFERRED" = "y" -o "$CONFIG_SYN_CUSTOM1" = "y" \
35
       -o "$CONFIG_SYN_ATC18" = "y" -o "$CONFIG_SYN_TSMC90" = "y" \
36
       -o "$CONFIG_SYN_UMC" = "y" \
37
        -o "$CONFIG_SYN_RHUMC" = "y" -o "$CONFIG_SYN_ARTISAN" = "y"]; then
38
    choice 'Memory Library                           ' \
39
        "Inferred               CONFIG_MEM_INFERRED \
40
        UMC18                   CONFIG_MEM_UMC \
41
        RH-UMC                  CONFIG_MEM_RHUMC \
42
        Artisan                 CONFIG_MEM_ARTISAN \
43
        Custom1                 CONFIG_MEM_CUSTOM1 \
44
        Virage                  CONFIG_MEM_VIRAGE \
45
        Virage-TSMC90           CONFIG_MEM_VIRAGE90" Inferred
46
  fi
47
  if [ "$CONFIG_SYN_INFERRED" != "y" ]; then
48
    bool 'Infer RAM' CONFIG_SYN_INFER_RAM
49
    bool 'Infer pads' CONFIG_SYN_INFER_PADS
50
  fi
51
  bool 'Disable asynchronous reset' CONFIG_SYN_NO_ASYNC
52
  bool 'Enable scan support       ' CONFIG_SYN_SCAN

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.