OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [software/] [leon3/] [dsu3.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
#define DSU3SIZE        0x1000000
2
 
3
#define DSU3_TIMETAG    0x000008
4
#define DSU3_BREAK      0x000020
5
#define DSU3_MASK       0x000024
6
#define DSU3_AHBCTRL    0x000040
7
#define DSU3_AHBINDEX   0x000044
8
#define DSU3_AHBBPT1    0x000050
9
#define DSU3_AHBMSK1    0x000054
10
#define DSU3_AHBBPT2    0x000058
11
#define DSU3_AHBMSK2    0x00005C
12
#define DSU3_TBUF       0x100000
13
#define DSU3_TBCTRL     0x110000
14
#define DSU3_AHBBUF     0x200000
15
#define DSU3_RFILE      0x300000
16
#define DSU3_RFILEPAR   0x300800
17
#define DSU3_FPRFILE    0x301000
18
#define DSU3_FPRFILEPAR 0x301800
19
#define DSU3_SPREG      0x400000
20
#define DSU3_RFFTCTRL   0x400040
21
#define DSU3_LCFG       0x400044
22
#define DSU3_PC         0x400010
23
#define DSU3_TRAP       0x400020
24
#define DSU3_ASI        0x400024
25
#define DSU3_ASR        0x400040
26
#define DSU3_WPOINT     0x400060
27
#define DSU3_ITAGS      0x800000
28
#define DSU3_IDATA      0xA00000
29
#define DSU3_DTAGS      0xC00000
30
#define DSU3_DDATA      0xE00000
31
 
32
#define DSU3_ERRMODE    0x200
33
#define DSU3_DBGMODE    0x040
34
 
35
#define DSU3_ASIMASK    0x0FFFFF
36
#define DSU3_ASIADDR    0x700000
37
#define DSU3_CCTRL      0x0
38
#define DSU3_ICFG       0x8
39
#define DSU3_DCFG       0xc
40
#define ASI_UINST       0x8
41
#define ASI_ILRAM       0x9
42
#define ASI_UDATA       0xa
43
#define ASI_DLRAM       0xb
44
#define ASI_ITAG        0xc
45
#define ASI_IDATA       0xd
46
#define ASI_DTAG        0xe
47
#define ASI_DDATA       0xf
48
 
49
#define ASI_MMUSNOOP_DTAG  0x1e 
50
 
51
#define DSU3_CPAR       0x10000000
52
 
53
 
54
#ifndef __ASSEMBLER__
55
 
56
struct dsu3regs {
57
        volatile unsigned int dsuctrl;          /* 0x00 */
58
        volatile unsigned int dummy04;
59
        volatile unsigned int timetag;          /* 0x08 */
60
        volatile unsigned int dummy0C;
61
 
62
 
63
};
64
 
65
 
66
#endif
67
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.