OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [software/] [leon3/] [ramfill.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
extern rsysreg(int addr);
2
extern wsysreg(int *addr, int data);
3
 
4
cache_disable()
5
{
6
  asm(" sta %g0, [%g0] 2 ");
7
}
8
 
9
cache_enable()
10
{
11
  asm(" set 0x81000f, %o0; sta %o0, [%g0] 2 ");
12
}
13
 
14
ramfill()
15
{
16
        int dbytes, ibytes, isets, dsets;
17
        int icconf, dcconf;
18
        int cachectrl;
19
 
20
        icconf = rsysreg(8);
21
        dcconf = rsysreg(12);
22
 
23
        isets = ((icconf >> 24) & 3) + 1;
24
        dsets = ((dcconf >> 24) & 3) + 1;
25
        ibytes = (1 << (((icconf >> 20) & 0xF) + 10)) * isets;
26
        dbytes = (1 << (((dcconf >> 20) & 0xF) + 10)) * dsets;
27
        cache_disable();
28
        ifill(ibytes);
29
        dfill(dbytes);
30
        flush();
31
        cache_enable();
32
 
33
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.