OpenCores
URL https://opencores.org/ocsvn/mod_mult_exp/mod_mult_exp/trunk

Subversion Repositories mod_mult_exp

[/] [mod_mult_exp/] [trunk/] [rtl/] [vhdl/] [mod_exp/] [blockMemory32/] [blockMemory/] [implement/] [implement.sh] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 gajos
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
#!/bin/sh
10
 
11
# Clean up the results directory
12
rm -rf results
13
mkdir results
14
 
15
#Synthesize the Wrapper Files
16
 
17
echo 'Synthesizing example design with XST';
18
xst -ifn xst.scr
19
cp blockMemory_exdes.ngc ./results/
20
 
21
 
22
# Copy the netlist generated by Coregen
23
echo 'Copying files from the netlist directory to the results directory'
24
cp ../../blockMemory.ngc results/
25
 
26
#  Copy the constraints files generated by Coregen
27
echo 'Copying files from constraints directory to results directory'
28
cp ../example_design/blockMemory_exdes.ucf results/
29
 
30
cd results
31
 
32
echo 'Running ngdbuild'
33
ngdbuild -p xc3s500e-fg320-5 blockMemory_exdes
34
 
35
echo 'Running map'
36
map blockMemory_exdes -o mapped.ncd -pr i
37
 
38
echo 'Running par'
39
par mapped.ncd routed.ncd
40
 
41
echo 'Running trce'
42
trce -e 10 routed.ncd mapped.pcf -o routed
43
 
44
echo 'Running design through bitgen'
45
bitgen -w routed
46
 
47
echo 'Running netgen to create gate level VHDL model'
48
netgen -ofmt vhdl -sim -tm blockMemory_exdes -pcf mapped.pcf -w routed.ncd routed.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.