OpenCores
URL https://opencores.org/ocsvn/mod_mult_exp/mod_mult_exp/trunk

Subversion Repositories mod_mult_exp

[/] [mod_mult_exp/] [trunk/] [rtl/] [vhdl/] [mod_exp/] [blockMemory512/] [blockMemory/] [simulation/] [timing/] [simulate_ncsim.sh] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 gajos
#!/bin/sh
2
# (c) Copyright 2009 - 2010 Xilinx, Inc. All rights reserved.
3
#
4
# This file contains confidential and proprietary information
5
# of Xilinx, Inc. and is protected under U.S. and
6
# international copyright and other intellectual property
7
# laws.
8
#
9
# DISCLAIMER
10
# This disclaimer is not a license and does not grant any
11
# rights to the materials distributed herewith. Except as
12
# otherwise provided in a valid license issued to you by
13
# Xilinx, and to the maximum extent permitted by applicable
14
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
15
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
16
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
17
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
18
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
19
# (2) Xilinx shall not be liable (whether in contract or tort,
20
# including negligence, or under any other theory of
21
# liability) for any loss or damage of any kind or nature
22
# related to, arising under or in connection with these
23
# materials, including for any direct, or any indirect,
24
# special, incidental, or consequential loss or damage
25
# (including loss of data, profits, goodwill, or any type of
26
# loss or damage suffered as a result of any action brought
27
# by a third party) even if such damage or loss was
28
# reasonably foreseeable or Xilinx had been advised of the
29
# possibility of the same.
30
#
31
# CRITICAL APPLICATIONS
32
# Xilinx products are not designed or intended to be fail-
33
# safe, or for use in any application requiring fail-safe
34
# performance, such as life-support or safety devices or
35
# systems, Class III medical devices, nuclear facilities,
36
# applications related to the deployment of airbags, or any
37
# other applications that could lead to death, personal
38
# injury, or severe property or environmental damage
39
# (individually and collectively, "Critical
40
# Applications"). Customer assumes the sole risk and
41
# liability of any use of Xilinx products in Critical
42
# Applications, subject only to applicable laws and
43
# regulations governing limitations on product liability.
44
#
45
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
46
# PART OF THIS FILE AT ALL TIMES.
47
set work work
48
#--------------------------------------------------------------------------------
49
mkdir work
50
 
51
 
52
ncvhdl -v93  -work work ../../implement/results/routed.vhd
53
 
54
echo "Compiling Test Bench Files"
55
 
56
ncvhdl -v93 -work work    ../bmg_tb_pkg.vhd
57
ncvhdl -v93 -work work    ../random.vhd
58
ncvhdl -v93 -work work    ../data_gen.vhd
59
ncvhdl -v93 -work work    ../addr_gen.vhd
60
ncvhdl -v93 -work work    ../checker.vhd
61
ncvhdl -v93 -work work    ../bmg_stim_gen.vhd
62
ncvhdl -v93 -work work    ../blockMemory_synth.vhd
63
ncvhdl -v93 -work work    ../blockMemory_tb.vhd
64
 
65
echo "Compiling SDF file"
66
ncsdfc ../../implement/results/routed.sdf -output ./routed.sdf.X
67
 
68
echo "Generating SDF command file"
69
echo 'COMPILED_SDF_FILE = "routed.sdf.X",' > sdf.cmd
70
echo 'SCOPE = :blockMemory_synth_inst:BMG_PORT,' >> sdf.cmd
71
echo 'MTM_CONTROL = "MAXIMUM";' >> sdf.cmd
72
 
73
 
74
echo "Elaborating Design"
75
ncelab -access +rwc -sdf_cmd_file sdf.cmd $work.blockMemory_tb
76
 
77
echo "Simulating Design"
78
ncsim -gui -input @"simvision -input wave_ncsim.sv" $work.blockMemory_tb

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.