OpenCores
URL https://opencores.org/ocsvn/mod_mult_exp/mod_mult_exp/trunk

Subversion Repositories mod_mult_exp

[/] [mod_mult_exp/] [trunk/] [rtl/] [vhdl/] [mod_exp/] [blockMemory64/] [blockMemory.veo] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 gajos
/*******************************************************************************
2
*     This file is owned and controlled by Xilinx and must be used solely      *
3
*     for design, simulation, implementation and creation of design files      *
4
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
5
*     devices or technologies is expressly prohibited and immediately          *
6
*     terminates your license.                                                 *
7
*                                                                              *
8
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
9
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
10
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
11
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
12
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
13
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
14
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
15
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
16
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
17
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
18
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
19
*     PARTICULAR PURPOSE.                                                      *
20
*                                                                              *
21
*     Xilinx products are not intended for use in life support appliances,     *
22
*     devices, or systems.  Use in such applications are expressly             *
23
*     prohibited.                                                              *
24
*                                                                              *
25
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
26
*     All rights reserved.                                                     *
27
*******************************************************************************/
28
 
29
/*******************************************************************************
30
*     Generated from core with identifier: xilinx.com:ip:blk_mem_gen:7.1       *
31
*                                                                              *
32
*     The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port     *
33
*     Block Memory and Single Port Block Memory LogiCOREs, but is not a        *
34
*     direct drop-in replacement.  It should be used in all new Xilinx         *
35
*     designs. The core supports RAM and ROM functions over a wide range of    *
36
*     widths and depths. Use this core to generate block memories with         *
37
*     symmetric or asymmetric read and write port widths, as well as cores     *
38
*     which can perform simultaneous write operations to separate              *
39
*     locations, and simultaneous read operations from the same location.      *
40
*     For more information on differences in interface and feature support     *
41
*     between this core and the Dual Port Block Memory and Single Port         *
42
*     Block Memory LogiCOREs, please consult the data sheet.                   *
43
*******************************************************************************/
44
 
45
// Interfaces:
46
//    AXI_SLAVE_S_AXI
47
//        AXI_SLAVE
48
//    AXILite_SLAVE_S_AXI
49
//        AXILite_SLAVE
50
 
51
// The following must be inserted into your Verilog file for this
52
// core to be instantiated. Change the instance name and port connections
53
// (in parentheses) to your own signal names.
54
 
55
//----------- Begin Cut here for INSTANTIATION Template ---// INST_TAG
56
blockMemory your_instance_name (
57
  .clka(clka), // input clka
58
  .rsta(rsta), // input rsta
59
  .wea(wea), // input [0 : 0] wea
60
  .addra(addra), // input [3 : 0] addra
61
  .dina(dina), // input [511 : 0] dina
62
  .douta(douta) // output [511 : 0] douta
63
);
64
// INST_TAG_END ------ End INSTANTIATION Template ---------
65
 
66
// You must compile the wrapper file blockMemory.v when simulating
67
// the core, blockMemory. When compiling the wrapper file, be sure to
68
// reference the XilinxCoreLib Verilog simulation library. For detailed
69
// instructions, please refer to the "CORE Generator Help".
70
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.