OpenCores
URL https://opencores.org/ocsvn/mod_mult_exp/mod_mult_exp/trunk

Subversion Repositories mod_mult_exp

[/] [mod_mult_exp/] [trunk/] [rtl/] [vhdl/] [mod_exp/] [blockMemory64/] [coregen.log] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 gajos
INFO:sim:172 - Generating IP...
2
Applying current project options...
3
Finished applying current project options.
4
Resolving generics for 'blockMemory'...
5
WARNING:sim - A core named 'blockMemory' already exists in the project. Output
6
   products for this core may be overwritten.
7
Applying external generics to 'blockMemory'...
8
Delivering associated files for 'blockMemory'...
9
WARNING:sim - Component blk_mem_gen_v7_1 does not have a valid model name for
10
   VHDL synthesis
11
Delivering EJava files for 'blockMemory'...
12
Generating implementation netlist for 'blockMemory'...
13
INFO:sim - Pre-processing HDL files for 'blockMemory'...
14
Running synthesis for 'blockMemory'
15
Running ngcbuild...
16
Writing VHO instantiation template for 'blockMemory'...
17
Writing VHDL behavioral simulation model for 'blockMemory'...
18
Generating ASY schematic symbol...
19
INFO:sim:949 - Finished generation of ASY schematic symbol.
20
Generating SYM schematic symbol for 'blockMemory'...
21
Generating metadata file...
22
Generating ISE project...
23
XCO file found: blockMemory.xco
24
XMDF file found: blockMemory_xmdf.tcl
25
Adding E:/spent i
26
praca/OpenCores/ModMultExp_opencores_edition/rtl/vhdl/mod_exp/blockMemory/tmp/_c
27
g/blockMemory.asy -view all -origin_type imported
28
Adding E:/spent i
29
praca/OpenCores/ModMultExp_opencores_edition/rtl/vhdl/mod_exp/blockMemory/tmp/_c
30
g/blockMemory.ngc -view all -origin_type created
31
Checking file "E:/spent i
32
praca/OpenCores/ModMultExp_opencores_edition/rtl/vhdl/mod_exp/blockMemory/tmp/_c
33
g/blockMemory.ngc" for project device match ...
34
File "E:/spent i
35
praca/OpenCores/ModMultExp_opencores_edition/rtl/vhdl/mod_exp/blockMemory/tmp/_c
36
g/blockMemory.ngc" device information matches project device.
37
Adding E:/spent i
38
praca/OpenCores/ModMultExp_opencores_edition/rtl/vhdl/mod_exp/blockMemory/tmp/_c
39
g/blockMemory.sym -view all -origin_type imported
40
Adding E:/spent i
41
praca/OpenCores/ModMultExp_opencores_edition/rtl/vhdl/mod_exp/blockMemory/tmp/_c
42
g/blockMemory.vhd -view all -origin_type created
43
INFO:HDLCompiler:1061 - Parsing VHDL file "E:/spent i
44
   praca/OpenCores/ModMultExp_opencores_edition/rtl/vhdl/mod_exp/blockMemory/tmp
45
   /_cg/blockMemory.vhd" into library work
46
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
47
Adding E:/spent i
48
praca/OpenCores/ModMultExp_opencores_edition/rtl/vhdl/mod_exp/blockMemory/tmp/_c
49
g/blockMemory.vho -view all -origin_type imported
50
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
51
   Please set the new top explicitly by running the "project set top" command.
52
   To re-calculate the new top automatically, set the "Auto Implementation Top"
53
   property to true.
54
Top level has been set to "/blockMemory"
55
Generating README file...
56
Generating FLIST file...
57
INFO:sim:948 - Finished FLIST file generation.
58
Moving files to output directory...
59
Finished moving files to output directory
60
Wrote CGP file for project 'blockMemory'.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.