OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] [core/] [mod_sim_exp_core.vhd] - Blame information for rev 84

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 JonasDC
----------------------------------------------------------------------  
2 24 JonasDC
----  mod_sim_exp_core                                            ---- 
3 3 JonasDC
----                                                              ---- 
4
----  This file is part of the                                    ----
5
----    Modular Simultaneous Exponentiation Core project          ---- 
6
----    http://www.opencores.org/cores/mod_sim_exp/               ---- 
7
----                                                              ---- 
8
----  Description                                                 ---- 
9
----    toplevel of a modular simultaneous exponentiation core    ----
10
----    using a pipelined montgommery multiplier with split       ----
11 24 JonasDC
----    pipeline and auto-run support                             ----
12 3 JonasDC
----                                                              ----
13
----  Dependencies:                                               ----
14
----    - mont_mult_sys_pipeline                                  ----
15
----    - operand_mem                                             ----
16
----    - fifo_primitive                                          ----
17
----    - mont_ctrl                                               ----
18
----                                                              ----
19
----  Authors:                                                    ----
20
----      - Geoffrey Ottoy, DraMCo research group                 ----
21
----      - Jonas De Craene, JonasDC@opencores.org                ---- 
22
----                                                              ---- 
23
---------------------------------------------------------------------- 
24
----                                                              ---- 
25
---- Copyright (C) 2011 DraMCo research group and OPENCORES.ORG   ---- 
26
----                                                              ---- 
27
---- This source file may be used and distributed without         ---- 
28
---- restriction provided that this copyright statement is not    ---- 
29
---- removed from the file and that any derivative work contains  ---- 
30
---- the original copyright notice and the associated disclaimer. ---- 
31
----                                                              ---- 
32
---- This source file is free software; you can redistribute it   ---- 
33
---- and/or modify it under the terms of the GNU Lesser General   ---- 
34
---- Public License as published by the Free Software Foundation; ---- 
35
---- either version 2.1 of the License, or (at your option) any   ---- 
36
---- later version.                                               ---- 
37
----                                                              ---- 
38
---- This source is distributed in the hope that it will be       ---- 
39
---- useful, but WITHOUT ANY WARRANTY; without even the implied   ---- 
40
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ---- 
41
---- PURPOSE.  See the GNU Lesser General Public License for more ---- 
42
---- details.                                                     ---- 
43
----                                                              ---- 
44
---- You should have received a copy of the GNU Lesser General    ---- 
45
---- Public License along with this source; if not, download it   ---- 
46
---- from http://www.opencores.org/lgpl.shtml                     ---- 
47
----                                                              ---- 
48
----------------------------------------------------------------------
49 2 JonasDC
 
50 3 JonasDC
library ieee;
51
use ieee.std_logic_1164.all;
52
use ieee.std_logic_arith.all;
53
use ieee.std_logic_unsigned.all;
54 2 JonasDC
 
55 3 JonasDC
library mod_sim_exp;
56
use mod_sim_exp.mod_sim_exp_pkg.all;
57 63 JonasDC
use mod_sim_exp.std_functions.all;
58 3 JonasDC
 
59 24 JonasDC
-- toplevel of the modular simultaneous exponentiation core
60
-- contains an operand and modulus ram, multiplier, an exponent fifo
61
-- and control logic
62
entity mod_sim_exp_core is
63 43 JonasDC
  generic(
64
    C_NR_BITS_TOTAL   : integer := 1536;
65
    C_NR_STAGES_TOTAL : integer := 96;
66
    C_NR_STAGES_LOW   : integer := 32;
67 63 JonasDC
    C_SPLIT_PIPELINE  : boolean := true;
68 69 JonasDC
    C_FIFO_DEPTH      : integer := 32;
69 75 JonasDC
    C_MEM_STYLE       : string  := "asym"; -- xil_prim, generic, asym are valid options
70 84 JonasDC
    C_FPGA_MAN        : string  := "xilinx"   -- xilinx, altera are valid options
71 43 JonasDC
  );
72 3 JonasDC
  port(
73
    clk   : in  std_logic;
74
    reset : in  std_logic;
75
      -- operand memory interface (plb shared memory)
76 24 JonasDC
    write_enable : in  std_logic; -- write data to operand ram
77
    data_in      : in  std_logic_vector (31 downto 0);  -- operand ram data in
78 74 JonasDC
    rw_address   : in  std_logic_vector (8 downto 0); -- operand ram address bus
79 24 JonasDC
    data_out     : out std_logic_vector (31 downto 0);  -- operand ram data out
80
    collision    : out std_logic; -- write collision
81 3 JonasDC
      -- op_sel fifo interface
82 24 JonasDC
    fifo_din    : in  std_logic_vector (31 downto 0); -- exponent fifo data in
83
    fifo_push   : in  std_logic;  -- push data in exponent fifo
84
    fifo_full   : out std_logic;  -- high if fifo is full
85
    fifo_nopush : out std_logic;  -- high if error during push
86
      -- control signals
87
    start          : in  std_logic; -- start multiplication/exponentiation
88 45 JonasDC
    exp_m          : in  std_logic; -- single multiplication if low, exponentiation if high
89 24 JonasDC
    ready          : out std_logic; -- calculations done
90 74 JonasDC
    x_sel_single   : in  std_logic_vector (1 downto 0); -- single multiplication x operand selection
91
    y_sel_single   : in  std_logic_vector (1 downto 0); -- single multiplication y operand selection
92
    dest_op_single : in  std_logic_vector (1 downto 0); -- result destination operand selection
93 24 JonasDC
    p_sel          : in  std_logic_vector (1 downto 0); -- pipeline part selection
94 63 JonasDC
    calc_time      : out std_logic;
95 74 JonasDC
    modulus_sel    : in  std_logic   -- selects which modulus to use for multiplications
96 3 JonasDC
  );
97 24 JonasDC
end mod_sim_exp_core;
98 2 JonasDC
 
99 3 JonasDC
 
100 24 JonasDC
architecture Structural of mod_sim_exp_core is
101 74 JonasDC
  -- constants
102
  constant nr_op : integer := 4;
103
  constant nr_m  : integer := 2;
104
 
105 24 JonasDC
  -- data busses
106 69 JonasDC
  signal xy : std_logic_vector(C_NR_BITS_TOTAL-1 downto 0);  -- x and y operand data bus RAM -> multiplier
107
  signal m  : std_logic_vector(C_NR_BITS_TOTAL-1 downto 0);  -- modulus data bus RAM -> multiplier
108
  signal r  : std_logic_vector(C_NR_BITS_TOTAL-1 downto 0);  -- result data bus RAM <- multiplier
109
 
110 24 JonasDC
  -- control signals
111 69 JonasDC
  signal op_sel         : std_logic_vector(1 downto 0); -- operand selection
112
  signal result_dest_op : std_logic_vector(1 downto 0); -- result destination operand
113
  signal mult_ready     : std_logic;
114
  signal start_mult     : std_logic;
115 24 JonasDC
  signal load_x         : std_logic;
116 69 JonasDC
  signal load_result    : std_logic;
117 74 JonasDC
  signal modulus_sel_i  : std_logic_vector(0 downto 0);
118 69 JonasDC
 
119 24 JonasDC
  -- fifo signals
120 3 JonasDC
  signal fifo_empty : std_logic;
121
  signal fifo_pop   : std_logic;
122
  signal fifo_nopop : std_logic;
123
  signal fifo_dout  : std_logic_vector(31 downto 0);
124 2 JonasDC
begin
125 84 JonasDC
  -- check the parameters
126
  assert (C_MEM_STYLE="xil_prim" or C_MEM_STYLE="generic" or C_MEM_STYLE="asym")
127
    report "C_MEM_STYLE incorrect!, it must be one of these: xil_prim, generic or asym" severity failure;
128
  assert (C_FPGA_MAN="xilinx" or C_FPGA_MAN="altera")
129
    report "C_FPGA_MAN incorrect!, it must be one of these: xilinx or altera" severity failure;
130
 
131 3 JonasDC
  -- The actual multiplier
132 36 JonasDC
  the_multiplier : mont_multiplier
133 24 JonasDC
  generic map(
134 69 JonasDC
    n     => C_NR_BITS_TOTAL,
135
    t     => C_NR_STAGES_TOTAL,
136
    tl    => C_NR_STAGES_LOW,
137 43 JonasDC
    split => C_SPLIT_PIPELINE
138 3 JonasDC
  )
139
  port map(
140
    core_clk => clk,
141 24 JonasDC
    xy       => xy,
142 3 JonasDC
    m        => m,
143
    r        => r,
144
    start    => start_mult,
145
    reset    => reset,
146
    p_sel    => p_sel,
147 24 JonasDC
    load_x   => load_x,
148 3 JonasDC
    ready    => mult_ready
149
  );
150
 
151
  -- Block ram memory for storing the operands and the modulus
152 69 JonasDC
  the_memory : operand_mem
153 34 JonasDC
  generic map(
154 69 JonasDC
    width     => C_NR_BITS_TOTAL,
155 74 JonasDC
    nr_op     => nr_op,
156
    nr_m      => nr_m,
157 69 JonasDC
    mem_style => C_MEM_STYLE,
158 84 JonasDC
    device    => C_FPGA_MAN
159 34 JonasDC
  )
160 24 JonasDC
  port map(
161 3 JonasDC
    data_in        => data_in,
162
    data_out       => data_out,
163
    rw_address     => rw_address,
164 39 JonasDC
    write_enable   => write_enable,
165 3 JonasDC
    op_sel         => op_sel,
166 24 JonasDC
    xy_out         => xy,
167 3 JonasDC
    m              => m,
168
    result_in      => r,
169
    load_result    => load_result,
170 24 JonasDC
    result_dest_op => result_dest_op,
171 3 JonasDC
    collision      => collision,
172 63 JonasDC
    clk            => clk,
173 74 JonasDC
    modulus_sel    => modulus_sel_i
174 3 JonasDC
  );
175 39 JonasDC
 
176 74 JonasDC
  modulus_sel_i(0) <= modulus_sel;
177 45 JonasDC
        result_dest_op <= dest_op_single when exp_m = '0' else "11"; -- in autorun mode we always store the result in operand3
178 2 JonasDC
 
179 69 JonasDC
  -- A fifo for exponentiation mode
180
  xil_prim_fifo : if C_MEM_STYLE="xil_prim" generate
181
    the_exponent_fifo : fifo_primitive
182
    port map(
183
      clk    => clk,
184
      din    => fifo_din,
185
      dout   => fifo_dout,
186
      empty  => fifo_empty,
187
      full   => fifo_full,
188
      push   => fifo_push,
189
      pop    => fifo_pop,
190
      reset  => reset,
191
      nopop  => fifo_nopop,
192
      nopush => fifo_nopush
193
    );
194
  end generate;
195
        gen_fifo : if (C_MEM_STYLE="generic") or (C_MEM_STYLE="asym") generate
196
    the_exponent_fifo : fifo_generic
197
    generic map(
198
      depth => C_FIFO_DEPTH
199
    )
200
    port map(
201
      clk    => clk,
202
      din    => fifo_din,
203
      dout   => fifo_dout,
204
      empty  => fifo_empty,
205
      full   => fifo_full,
206
      push   => fifo_push,
207
      pop    => fifo_pop,
208
      reset  => reset,
209
      nopop  => fifo_nopop,
210
      nopush => fifo_nopush
211
    );
212
  end generate;
213
 
214 3 JonasDC
  -- The control logic for the core
215 24 JonasDC
  the_control_unit : mont_ctrl
216
  port map(
217 3 JonasDC
    clk              => clk,
218
    reset            => reset,
219
    start            => start,
220
    x_sel_single     => x_sel_single,
221
    y_sel_single     => y_sel_single,
222 45 JonasDC
    run_auto         => exp_m,
223 3 JonasDC
    op_buffer_empty  => fifo_empty,
224
    op_sel_buffer    => fifo_dout,
225
    read_buffer      => fifo_pop,
226
    done             => ready,
227
    calc_time        => calc_time,
228
    op_sel           => op_sel,
229 24 JonasDC
    load_x           => load_x,
230 3 JonasDC
    load_result      => load_result,
231
    start_multiplier => start_mult,
232
    multiplier_ready => mult_ready
233
  );
234 2 JonasDC
 
235 24 JonasDC
end Structural;

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.