OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [sim/] [Makefile] - Blame information for rev 31

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 JonasDC
#VCOM    = /usr/local/bin/vcom
2
VCOMOPS = -explicit -check_synthesis -2002 -quiet
3
#MAKEFLAGS = --silent
4
HDL_DIR = ../rtl/vhdl/
5
 
6
 
7
##
8
# avs_aes hdl files
9
##
10
CORE_SRC =$(HDL_DIR)/core/mod_sim_exp_pkg.vhd \
11
                 $(HDL_DIR)/core/adder_block.vhd \
12
                 $(HDL_DIR)/core/adder_n.vhd \
13
                 $(HDL_DIR)/core/autorun_cntrl.vhd \
14
                 $(HDL_DIR)/core/cell_1b_adder.vhd \
15
                 $(HDL_DIR)/core/cell_1b_mux.vhd \
16
                 $(HDL_DIR)/core/cell_1b.vhd \
17
                 $(HDL_DIR)/core/counter_sync.vhd \
18
                 $(HDL_DIR)/core/d_flip_flop.vhd \
19
                 $(HDL_DIR)/core/fifo_primitive.vhd \
20
                 $(HDL_DIR)/core/first_stage.vhd \
21
                 $(HDL_DIR)/core/last_stage.vhd \
22
                 $(HDL_DIR)/core/modulus_ram.vhd \
23
                 $(HDL_DIR)/core/mont_ctrl.vhd \
24
                 $(HDL_DIR)/core/mont_mult_sys_pipeline.vhd \
25 24 JonasDC
                 $(HDL_DIR)/core/mod_sim_exp_core.vhd \
26 3 JonasDC
                 $(HDL_DIR)/core/operand_dp.vhd \
27
                 $(HDL_DIR)/core/operand_mem.vhd \
28
                 $(HDL_DIR)/core/operand_ram.vhd \
29
                 $(HDL_DIR)/core/operands_sp.vhd \
30
                 $(HDL_DIR)/core/register_1b.vhd \
31
                 $(HDL_DIR)/core/register_n.vhd \
32
                 $(HDL_DIR)/core/standard_cell_block.vhd \
33
                 $(HDL_DIR)/core/standard_stage.vhd \
34
                 $(HDL_DIR)/core/stepping_logic.vhd \
35
                 $(HDL_DIR)/core/systolic_pipeline.vhd \
36
                 $(HDL_DIR)/core/x_shift_reg.vhd \
37 28 JonasDC
                 $(HDL_DIR)/core/sys_stage.vhd \
38 30 JonasDC
                 $(HDL_DIR)/core/sys_last_cell_logic.vhd \
39 31 JonasDC
                 $(HDL_DIR)/core/sys_first_cell_logic.vhd \
40 28 JonasDC
                 $(HDL_DIR)/core/sys_pipeline.vhd \
41
                 $(HDL_DIR)/core/mont_multiplier.vhd \
42 3 JonasDC
 
43
 
44
##
45
# Testbench HDL file
46
##
47
TB_SRC_DIR = ../bench/vhdl/
48 24 JonasDC
TB_SRC =  $(TB_SRC_DIR)mod_sim_exp_core_tb.vhd
49 3 JonasDC
 
50
#######################################
51
all: mod_sim_exp
52
 
53
clean:
54
        rm -rf *_lib
55
 
56
mod_sim_exp_lib:
57
        vlib mod_sim_exp
58
 
59
work_lib:
60
        vlib work
61
 
62
libs: mod_sim_exp work_lib
63
 
64
mod_sim_exp_com: mod_sim_exp_lib
65
        #echo --
66
        #echo building Modular Exponentiation Core
67
        #echo --
68
        vcom $(VCOMOPS) -work mod_sim_exp  $(CORE_SRC)
69
 
70
mod_sim_exp_tb: work_lib
71
        #echo --
72
        #echo building Modular Exponentiation Core Testbench
73
        #echo --
74
        vcom $(VCOMOPS) -work work $(TB_SRC)
75
 
76
mod_sim_exp: mod_sim_exp_com mod_sim_exp_tb
77 24 JonasDC
        vsim -c -do mod_sim_exp.do -lib work mod_sim_exp_core_tb

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.