| 1 |
6 |
rockee |
Release 10.1.03 Map K.39 (lin64)
|
| 2 |
|
|
Xilinx Mapping Report File for Design 'SysTop'
|
| 3 |
|
|
|
| 4 |
|
|
Design Information
|
| 5 |
|
|
------------------
|
| 6 |
|
|
Command Line : map -ise
|
| 7 |
|
|
/home/daniel/Sources/myblaze/system/uart_test_top/uart_test_top.ise -intstyle
|
| 8 |
|
|
ise -p xc3s500e-fg320-4 -cm area -pr off -k 4 -c 100 -o SysTop_map.ncd
|
| 9 |
|
|
SysTop.ngd SysTop.pcf
|
| 10 |
|
|
Target Device : xc3s500e
|
| 11 |
|
|
Target Package : fg320
|
| 12 |
|
|
Target Speed : -4
|
| 13 |
|
|
Mapper Version : spartan3e -- $Revision: 1.46.12.2 $
|
| 14 |
|
|
Mapped Date : Sun Nov 21 23:39:00 2010
|
| 15 |
|
|
|
| 16 |
|
|
Design Summary
|
| 17 |
|
|
--------------
|
| 18 |
|
|
Number of errors: 0
|
| 19 |
|
|
Number of warnings: 3
|
| 20 |
|
|
Logic Utilization:
|
| 21 |
|
|
Number of Slice Flip Flops: 391 out of 9,312 4%
|
| 22 |
|
|
Number of 4 input LUTs: 1,262 out of 9,312 13%
|
| 23 |
|
|
Logic Distribution:
|
| 24 |
|
|
Number of occupied Slices: 702 out of 4,656 15%
|
| 25 |
|
|
Number of Slices containing only related logic: 702 out of 702 100%
|
| 26 |
|
|
Number of Slices containing unrelated logic: 0 out of 702 0%
|
| 27 |
|
|
*See NOTES below for an explanation of the effects of unrelated logic.
|
| 28 |
|
|
Total Number of 4 input LUTs: 1,277 out of 9,312 13%
|
| 29 |
|
|
Number used as logic: 1,262
|
| 30 |
|
|
Number used as a route-thru: 15
|
| 31 |
|
|
Number of bonded IOBs: 13 out of 232 5%
|
| 32 |
|
|
IOB Flip Flops: 1
|
| 33 |
|
|
Number of RAMB16s: 11 out of 20 55%
|
| 34 |
|
|
Number of BUFGMUXs: 1 out of 24 4%
|
| 35 |
|
|
|
| 36 |
|
|
Peak Memory Usage: 426 MB
|
| 37 |
|
|
Total REAL time to MAP completion: 3 secs
|
| 38 |
|
|
Total CPU time to MAP completion: 3 secs
|
| 39 |
|
|
|
| 40 |
|
|
NOTES:
|
| 41 |
|
|
|
| 42 |
|
|
Related logic is defined as being logic that shares connectivity - e.g. two
|
| 43 |
|
|
LUTs are "related" if they share common inputs. When assembling slices,
|
| 44 |
|
|
Map gives priority to combine logic that is related. Doing so results in
|
| 45 |
|
|
the best timing performance.
|
| 46 |
|
|
|
| 47 |
|
|
Unrelated logic shares no connectivity. Map will only begin packing
|
| 48 |
|
|
unrelated logic into a slice once 99% of the slices are occupied through
|
| 49 |
|
|
related logic packing.
|
| 50 |
|
|
|
| 51 |
|
|
Note that once logic distribution reaches the 99% level through related
|
| 52 |
|
|
logic packing, this does not mean the device is completely utilized.
|
| 53 |
|
|
Unrelated logic packing will then begin, continuing until all usable LUTs
|
| 54 |
|
|
and FFs are occupied. Depending on your timing budget, increased levels of
|
| 55 |
|
|
unrelated logic packing may adversely affect the overall timing performance
|
| 56 |
|
|
of your design.
|
| 57 |
|
|
|
| 58 |
|
|
Table of Contents
|
| 59 |
|
|
-----------------
|
| 60 |
|
|
Section 1 - Errors
|
| 61 |
|
|
Section 2 - Warnings
|
| 62 |
|
|
Section 3 - Informational
|
| 63 |
|
|
Section 4 - Removed Logic Summary
|
| 64 |
|
|
Section 5 - Removed Logic
|
| 65 |
|
|
Section 6 - IOB Properties
|
| 66 |
|
|
Section 7 - RPMs
|
| 67 |
|
|
Section 8 - Guide Report
|
| 68 |
|
|
Section 9 - Area Group and Partition Summary
|
| 69 |
|
|
Section 10 - Modular Design Summary
|
| 70 |
|
|
Section 11 - Timing Report
|
| 71 |
|
|
Section 12 - Configuration String Information
|
| 72 |
|
|
Section 13 - Control Set Information
|
| 73 |
|
|
Section 14 - Utilization by Hierarchy
|
| 74 |
|
|
|
| 75 |
|
|
Section 1 - Errors
|
| 76 |
|
|
------------------
|
| 77 |
|
|
|
| 78 |
|
|
Section 2 - Warnings
|
| 79 |
|
|
--------------------
|
| 80 |
|
|
WARNING:LIT:243 - Logical network rxd_line2 has no load.
|
| 81 |
|
|
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 1
|
| 82 |
|
|
more times for the following (max. 5 shown):
|
| 83 |
|
|
rxd_line_IBUF
|
| 84 |
|
|
To see the details of these warning messages, please use the -detail switch.
|
| 85 |
|
|
WARNING:PhysDesignRules:367 - The signal is incomplete. The
|
| 86 |
|
|
signal does not drive any load pins in the design.
|
| 87 |
|
|
|
| 88 |
|
|
Section 3 - Informational
|
| 89 |
|
|
-------------------------
|
| 90 |
|
|
INFO:MapLib:562 - No environment variables are currently set.
|
| 91 |
|
|
INFO:LIT:244 - All of the single ended outputs in this design are using slew
|
| 92 |
|
|
rate limited output drivers. The delay on speed critical single ended outputs
|
| 93 |
|
|
can be dramatically reduced by designating them as fast outputs.
|
| 94 |
|
|
|
| 95 |
|
|
Section 4 - Removed Logic Summary
|
| 96 |
|
|
---------------------------------
|
| 97 |
|
|
2 block(s) optimized away
|
| 98 |
|
|
|
| 99 |
|
|
Section 5 - Removed Logic
|
| 100 |
|
|
-------------------------
|
| 101 |
|
|
|
| 102 |
|
|
Optimized Block(s):
|
| 103 |
|
|
TYPE BLOCK
|
| 104 |
|
|
GND XST_GND
|
| 105 |
|
|
VCC XST_VCC
|
| 106 |
|
|
|
| 107 |
|
|
To enable printing of redundant blocks removed and signals merged, set the
|
| 108 |
|
|
detailed map report option and rerun map.
|
| 109 |
|
|
|
| 110 |
|
|
Section 6 - IOB Properties
|
| 111 |
|
|
--------------------------
|
| 112 |
|
|
|
| 113 |
|
|
+-------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 114 |
|
|
| IOB Name | Type | Direction | IO Standard | Drive | Slew | Reg (s) | Resistor | IOB |
|
| 115 |
|
|
| | | | | Strength | Rate | | | Delay |
|
| 116 |
|
|
+-------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 117 |
|
|
| clock | IBUF | INPUT | LVCMOS33 | | | | | 0 / 0 |
|
| 118 |
|
|
| leds<0> | IOB | OUTPUT | LVTTL | 8 | SLOW | | | 0 / 0 |
|
| 119 |
|
|
| leds<1> | IOB | OUTPUT | LVTTL | 8 | SLOW | | | 0 / 0 |
|
| 120 |
|
|
| leds<2> | IOB | OUTPUT | LVTTL | 8 | SLOW | | | 0 / 0 |
|
| 121 |
|
|
| leds<3> | IOB | OUTPUT | LVTTL | 8 | SLOW | | | 0 / 0 |
|
| 122 |
|
|
| leds<4> | IOB | OUTPUT | LVTTL | 8 | SLOW | | | 0 / 0 |
|
| 123 |
|
|
| leds<5> | IOB | OUTPUT | LVTTL | 8 | SLOW | | | 0 / 0 |
|
| 124 |
|
|
| leds<6> | IOB | OUTPUT | LVTTL | 8 | SLOW | | | 0 / 0 |
|
| 125 |
|
|
| leds<7> | IOB | OUTPUT | LVTTL | 8 | SLOW | | | 0 / 0 |
|
| 126 |
|
|
| reset | IBUF | INPUT | LVTTL | | | | PULLDOWN | 0 / 0 |
|
| 127 |
|
|
| rxd_line | IBUF | INPUT | LVTTL | | | | | 0 / 0 |
|
| 128 |
|
|
| txd_line | IOB | OUTPUT | LVTTL | 8 | SLOW | | | 0 / 0 |
|
| 129 |
|
|
| txd_line2 | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | OFF1 | | 0 / 0 |
|
| 130 |
|
|
+-------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 131 |
|
|
|
| 132 |
|
|
Section 7 - RPMs
|
| 133 |
|
|
----------------
|
| 134 |
|
|
|
| 135 |
|
|
Section 8 - Guide Report
|
| 136 |
|
|
------------------------
|
| 137 |
|
|
Guide not run on this design.
|
| 138 |
|
|
|
| 139 |
|
|
Section 9 - Area Group and Partition Summary
|
| 140 |
|
|
--------------------------------------------
|
| 141 |
|
|
|
| 142 |
|
|
Partition Implementation Status
|
| 143 |
|
|
-------------------------------
|
| 144 |
|
|
|
| 145 |
|
|
No Partitions were found in this design.
|
| 146 |
|
|
|
| 147 |
|
|
-------------------------------
|
| 148 |
|
|
|
| 149 |
|
|
Area Group Information
|
| 150 |
|
|
----------------------
|
| 151 |
|
|
|
| 152 |
|
|
No area groups were found in this design.
|
| 153 |
|
|
|
| 154 |
|
|
----------------------
|
| 155 |
|
|
|
| 156 |
|
|
Section 10 - Modular Design Summary
|
| 157 |
|
|
-----------------------------------
|
| 158 |
|
|
Modular Design not used for this design.
|
| 159 |
|
|
|
| 160 |
|
|
Section 11 - Timing Report
|
| 161 |
|
|
--------------------------
|
| 162 |
|
|
This design was not run using timing mode.
|
| 163 |
|
|
|
| 164 |
|
|
Section 12 - Configuration String Details
|
| 165 |
|
|
-----------------------------------------
|
| 166 |
|
|
Use the "-detail" map option to print out Configuration Strings
|
| 167 |
|
|
|
| 168 |
|
|
Section 13 - Control Set Information
|
| 169 |
|
|
------------------------------------
|
| 170 |
|
|
No control set information for this architecture.
|
| 171 |
|
|
|
| 172 |
|
|
Section 14 - Utilization by Hierarchy
|
| 173 |
|
|
-------------------------------------
|
| 174 |
|
|
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 175 |
|
|
| Module | Partition | Slices | Slice Reg | LUTs | LUTRAM | BRAM | MULT18X18 | BUFG | DCM | Full Hierarchical |
|
| 176 |
|
|
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 177 |
|
|
| SysTop/ | | 702/702 | 391/391 | 1277/1277 | 0/0 | 11/11 | 0/0 | 1/1 | 0/0 | SysTop |
|
| 178 |
|
|
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 179 |
|
|
|
| 180 |
|
|
* Slices can be packed with basic elements from multiple hierarchies.
|
| 181 |
|
|
Therefore, a slice will be counted in every hierarchical module
|
| 182 |
|
|
that each of its packed basic elements belong to.
|
| 183 |
|
|
** For each column, there are two numbers reported /.
|
| 184 |
|
|
is the number of elements that belong to that specific hierarchical module.
|
| 185 |
|
|
is the total number of elements from that hierarchical module and any lower level
|
| 186 |
|
|
hierarchical modules below.
|
| 187 |
|
|
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
|
