URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] [next186_soc_pc/] [trunk/] [HW/] [ipcore_dir/] [DAC_SRAM_flist.txt] - Blame information for rev 2

Details | Compare with Previous | View Log


# Output products list for 
DAC_SRAM.asy
DAC_SRAM.gise
DAC_SRAM.ngc
DAC_SRAM.sym
DAC_SRAM.v
DAC_SRAM.veo
DAC_SRAM.xco
DAC_SRAM.xise
DAC_SRAM\example_design\DAC_SRAM_top.ucf
DAC_SRAM\example_design\DAC_SRAM_top.vhd
DAC_SRAM\example_design\DAC_SRAM_top.xdc
DAC_SRAM\example_design\bmg_wrapper.vhd
DAC_SRAM\implement\implement.bat
DAC_SRAM\implement\implement.sh
DAC_SRAM\implement\planAhead_rdn.bat
DAC_SRAM\implement\planAhead_rdn.sh
DAC_SRAM\implement\planAhead_rdn.tcl
DAC_SRAM\implement\xst.prj
DAC_SRAM\implement\xst.scr
DAC_SRAM\simulation\addr_gen.vhd
DAC_SRAM\simulation\bmg_stim_gen.vhd
DAC_SRAM\simulation\bmg_tb_pkg.vhd
DAC_SRAM\simulation\bmg_tb_synth.vhd
DAC_SRAM\simulation\bmg_tb_top.vhd
DAC_SRAM\simulation\checker.vhd
DAC_SRAM\simulation\data_gen.vhd
DAC_SRAM\simulation\functional\isim_tcl_cmds.tcl
DAC_SRAM\simulation\functional\simulate_isim.bat
DAC_SRAM\simulation\functional\simulate_mti.do
DAC_SRAM\simulation\functional\simulate_ncsim.sh
DAC_SRAM\simulation\functional\wave_mti.do
DAC_SRAM\simulation\functional\wave_ncsim.sv
DAC_SRAM\simulation\random.vhd
DAC_SRAM\simulation\timing\isim_tcl_cmds.tcl
DAC_SRAM\simulation\timing\simulate_isim.bat
DAC_SRAM\simulation\timing\simulate_mti.do
DAC_SRAM\simulation\timing\simulate_ncsim.sh
DAC_SRAM\simulation\timing\wave_mti.do
DAC_SRAM\simulation\timing\wave_ncsim.sv
DAC_SRAM_flist.txt
DAC_SRAM_xmdf.tcl
_xmsgs\pn_parser.xmsgs
blk_mem_gen_ds512.pdf
blk_mem_gen_v6_3_readme.txt
summary.log

Line No.	Rev	Author	Line
1	2	ndumitrach	`# Output products list for`
2			`DAC_SRAM.asy`
3			`DAC_SRAM.gise`
4			`DAC_SRAM.ngc`
5			`DAC_SRAM.sym`
6			`DAC_SRAM.v`
7			`DAC_SRAM.veo`
8			`DAC_SRAM.xco`
9			`DAC_SRAM.xise`
10			`DAC_SRAM\example_design\DAC_SRAM_top.ucf`
11			`DAC_SRAM\example_design\DAC_SRAM_top.vhd`
12			`DAC_SRAM\example_design\DAC_SRAM_top.xdc`
13			`DAC_SRAM\example_design\bmg_wrapper.vhd`
14			`DAC_SRAM\implement\implement.bat`
15			`DAC_SRAM\implement\implement.sh`
16			`DAC_SRAM\implement\planAhead_rdn.bat`
17			`DAC_SRAM\implement\planAhead_rdn.sh`
18			`DAC_SRAM\implement\planAhead_rdn.tcl`
19			`DAC_SRAM\implement\xst.prj`
20			`DAC_SRAM\implement\xst.scr`
21			`DAC_SRAM\simulation\addr_gen.vhd`
22			`DAC_SRAM\simulation\bmg_stim_gen.vhd`
23			`DAC_SRAM\simulation\bmg_tb_pkg.vhd`
24			`DAC_SRAM\simulation\bmg_tb_synth.vhd`
25			`DAC_SRAM\simulation\bmg_tb_top.vhd`
26			`DAC_SRAM\simulation\checker.vhd`
27			`DAC_SRAM\simulation\data_gen.vhd`
28			`DAC_SRAM\simulation\functional\isim_tcl_cmds.tcl`
29			`DAC_SRAM\simulation\functional\simulate_isim.bat`
30			`DAC_SRAM\simulation\functional\simulate_mti.do`
31			`DAC_SRAM\simulation\functional\simulate_ncsim.sh`
32			`DAC_SRAM\simulation\functional\wave_mti.do`
33			`DAC_SRAM\simulation\functional\wave_ncsim.sv`
34			`DAC_SRAM\simulation\random.vhd`
35			`DAC_SRAM\simulation\timing\isim_tcl_cmds.tcl`
36			`DAC_SRAM\simulation\timing\simulate_isim.bat`
37			`DAC_SRAM\simulation\timing\simulate_mti.do`
38			`DAC_SRAM\simulation\timing\simulate_ncsim.sh`
39			`DAC_SRAM\simulation\timing\wave_mti.do`
40			`DAC_SRAM\simulation\timing\wave_ncsim.sv`
41			`DAC_SRAM_flist.txt`
42			`DAC_SRAM_xmdf.tcl`
43			`_xmsgs\pn_parser.xmsgs`
44			`blk_mem_gen_ds512.pdf`
45			`blk_mem_gen_v6_3_readme.txt`
46			`summary.log`

Browse

Tools

Subversion Repositories next186_soc_pc

[/] [next186_soc_pc/] [trunk/] [HW/] [ipcore_dir/] [DAC_SRAM_flist.txt] - Blame information for rev 2