| 1 |
7 |
ocadmin |
################################################################################
|
| 2 |
|
|
##
|
| 3 |
|
|
## Copyright (C) 2000-2004 ASICS World Services, LTD.
|
| 4 |
|
|
## www.asics.ws
|
| 5 |
|
|
## info@asics.ws
|
| 6 |
|
|
##
|
| 7 |
|
|
## Author: Rudolf Usselmann
|
| 8 |
|
|
## rudi@asics.ws
|
| 9 |
|
|
##
|
| 10 |
|
|
################################################################################
|
| 11 |
|
|
|
| 12 |
|
|
BEGIN wb2opb
|
| 13 |
|
|
|
| 14 |
|
|
## Peripheral Options
|
| 15 |
|
|
OPTION IPTYPE = BRIDGE
|
| 16 |
|
|
OPTION IMP_NETLIST = TRUE
|
| 17 |
|
|
OPTION CORE_STATE = ACTIVE
|
| 18 |
|
|
OPTION STYLE = MIX
|
| 19 |
|
|
OPTION HDL = VERILOG
|
| 20 |
|
|
|
| 21 |
|
|
## Bus Interfaces
|
| 22 |
|
|
BUS_INTERFACE BUS = MOPB, BUS_STD = OPB, BUS_TYPE = MASTER
|
| 23 |
|
|
|
| 24 |
|
|
## Shared Signals
|
| 25 |
|
|
PORT OPB_Clk = "", DIR = IN, SIGIS = CLK, BUS = MOPB
|
| 26 |
|
|
PORT rst = OPB_Rst, DIR = IN, BUS = MOPB
|
| 27 |
|
|
|
| 28 |
|
|
## Ports OPB Master Attachment
|
| 29 |
|
|
PORT opb_abus = M_ABus, DIR = OUT, VEC = [0:31], BUS = MOPB
|
| 30 |
|
|
PORT opb_be = M_BE, DIR = OUT, VEC = [0:3], BUS = MOPB
|
| 31 |
|
|
PORT opb_dbus = M_DBus, DIR = OUT, VEC = [0:31], BUS = MOPB
|
| 32 |
|
|
PORT opb_rnw = M_RNW, DIR = OUT, BUS = MOPB
|
| 33 |
|
|
PORT opb_select = M_select, DIR = OUT, BUS = MOPB
|
| 34 |
|
|
PORT opb_seqaddr = M_seqAddr, DIR = OUT, BUS = MOPB
|
| 35 |
|
|
PORT sl_dbus = OPB_DBus, DIR = IN, VEC = [0:31], BUS = MOPB
|
| 36 |
|
|
PORT sl_errack = OPB_errAck, DIR = IN, BUS = MOPB
|
| 37 |
|
|
PORT sl_retry = OPB_retry, DIR = IN, BUS = MOPB
|
| 38 |
|
|
PORT sl_xferack = OPB_xferAck, DIR = IN, BUS = MOPB
|
| 39 |
|
|
PORT opb_req = M_request, DIR = OUT, BUS = MOPB
|
| 40 |
|
|
PORT opb_gnt = OPB_MGrant, DIR = IN, BUS = MOPB
|
| 41 |
|
|
PORT opb_buslock = M_busLock, DIR = OUT, BUS = MOPB
|
| 42 |
|
|
|
| 43 |
|
|
## WISHBONE Slave Interface
|
| 44 |
|
|
PORT wb_data_o = "", DIR = OUT, VEC = [31:0]
|
| 45 |
|
|
PORT wb_data_i = "", DIR = IN, VEC = [31:0]
|
| 46 |
|
|
PORT wb_addr_i = "", DIR = IN, VEC = [31:0]
|
| 47 |
|
|
PORT wb_cyc_i = "", DIR = IN
|
| 48 |
|
|
PORT wb_stb_i = "", DIR = IN
|
| 49 |
|
|
PORT wb_sel_i = "", DIR = IN, VEC = [3:0]
|
| 50 |
|
|
PORT wb_we_i = "", DIR = IN
|
| 51 |
|
|
PORT wb_ack_o = "", DIR = OUT
|
| 52 |
|
|
PORT wb_err_o = "", DIR = OUT
|
| 53 |
|
|
PORT wb_rty_o = "", DIR = OUT
|
| 54 |
|
|
|
| 55 |
|
|
END
|
